

**INTEGRATED CIRCUITS**

# DATA SHEET

## **SAA4700** VPS dataline processor

Preliminary specification  
File under Integrated Circuits, IC02

March 1991

## VPS dataline processor

SAA4700

## FEATURES

- Adaptive sync slicer with buffered composite sync output VCS
- Adaptive data slicer
- Data rate clock regenerator
- Field selection and line 16 decoding
- Startcode and biphase check
- Data valid output
- Storage of data line information in a 40 bit register bank
- I<sup>2</sup>C-bus transmission



## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pins 15 and 16)	4.5	5	5.5	V
I <sub>P</sub>	total supply current	–	18	23	mA
V <sub>i CVBS</sub>	CVBS input signal sync-to-white (peak-to-peak value)	0.5	1	1.4	V
T <sub>amb</sub>	operating ambient temperature	0	–	+70	°C

## GENERAL DESCRIPTION

The SAA4700 is a bipolar integrated circuit designed for use in dataline receivers and incorporates a dataline slicer and decoder. The slicer extracts the dataline signal from the video signal and regenerates the data clock. It also provides signals for the decoder in order to decode the binary data that is transmitted in line 16 of every first field of the composite video signal (video programming signal and video recording programming by Teletext, VPS and VPT systems). The decoded information out of words 5 and 11 to 14 is accessed via the built-in I<sup>2</sup>C-bus interface. This information then can be used for programming a video cassette recorder in order to start and stop a recording of a television program at the correct aligned time, regardless of a delay or extension in the transmission time of the required program.

## ORDERING AND PACKAGE INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
SAA4700	18	DIL	plastic	SOT102 <sup>(1)</sup>

## Note

1. SOT102-1; 1996 December 4.

VPS dataline processor

SAA4700




Fig.1 Block diagram and test circuit.

**FUNCTIONAL DESCRIPTION**

**Dataline 16**

The information in dataline 16 consists of fifteen 8-bit words; the total information content is shown in Table 1; and the organization of transmitted bytes is shown in Table 2.

Out of the fifteen possible 8-bit words the SAA4700 extracts words 5 and 11 to 14. The contents of these words can be read via the built-in I<sup>2</sup>C-bus interface. The circuit is fully transparent, thus each bit is transferred without modification with only the sequence of words being changed. Words 11 to 14

are transmitted first followed by word 5.

By evaluating the sliced sync signal the circuit can identify the beginning of dataline 16 in the first field. The dataline decoder stage releases the start code detector. When a correct start code is detected (for timing of start code detection see Fig.3) words 5 and 11 to 14 are decoded, checked for biphasic errors and stored in a register bank. If no biphasic error has occurred, the contents of the register bank are transferred to a second register bank by the data valid control signal. If the system has been addressed, this transfer will be

delayed until the next start or stop condition of the I<sup>2</sup>C-bus has been received.

The last bit of correct information on the dataline remains available until it is read via the I<sup>2</sup>C-bus. Once the stored information has been read it is considered to be no longer valid and the internal new data flag is reset. Subsequently, if the circuit is addressed, the only VPS data that will be sent back is "FFF to F". The same conditions apply after power-up when no data can be read out. New data is available after reception of another error-free dataline 16.


## VPS dataline processor

## SAA4700

## PINNING

SYMBOL	PIN	DESCRIPTION
CVBS	1	video signal input (CVBS from TV)
SYNC	2	sync amplitude input (CVBS from TV)
GND1	3	analog ground (0 V)
GND2	4	digital ground (0 V)
C <sub>black</sub>	5	capacitor for black level
CSO	6	composite sync output
AD	7	address set input
SCL	8	I <sup>2</sup> C-bus clock line
SDA	9	I <sup>2</sup> C-bus data line
$\overline{RS}$	10	reset input active LOW
TP	11	test point for line 16 decoder
$\overline{DAV}$	12	data available output active LOW
R <sub>osc</sub>	13	oscillator resistor for frequency adjustment
CP	14	test point clock pulse
V <sub>P1</sub>	15	+5 V supply voltage (digital part)
V <sub>P2</sub>	16	+5 V supply voltage (analog part)
C <sub>ph</sub>	17	capacitor of phase detector
n.c.	18	not connected

## PIN CONFIGURATION

**External reset**

The circuit provides an internal power-on reset. When using this facility pin 10 should be connected to V<sub>P</sub> or, if external reset (RESET = LOW) is to be used pin 10 should be prepared by connecting pin 10 via a 10 kΩ pull-up resistor to V<sub>P</sub>.

Reset forces the following:

- I<sup>2</sup>C-bus not to acknowledge
- $\overline{DAV}$  output to go HIGH (pin 12)
- I<sup>2</sup>C-bus transfer register to "FFF"

**CVBS input**

The CVBS signal is applied to the sync separator (pin 2) via a decoupling capacitor and to the data slicer (pin 1) via an RC high-pass filter.

To enable proper storage of the sync value in the decoupling capacitor, the sync generator output resistance should not exceed 1 kΩ.

**Black level**

The capacitor connected to pin 5 stores the black level value for the adaptive sync slicer.

**Composite sync output (CSO)**

A composite sync output signal for customer application is provided (pin 6).

 **$\overline{DAV}$  output**

The data available output pin 12 is set LOW after an error free dataline 16 is received.  $\overline{DAV}$  returns to HIGH after the beginning of the next first field. If

no valid data is available  $\overline{DAV}$  remains HIGH. A short duration pulse of 1 μs (Fig.5) is inserted at the beginning of dataline 16; it will ensure that a HIGH-to-LOW transmission occurs which can then be used for triggering.

**5 MHz VCO and phase detector**

The resistor connected between pin 13 and V<sub>P2</sub> determines the current into the voltage controlled oscillator. The RC network connected to pin 17 acts as a low-pass filter for the phase detector.

**Power supply**

To prevent crosscoupling the circuit is provided with separate ground and supply pins for analog and digital parts (pins 3, 4, 15 and 16).



VPS dataline processor

SAA4700




Fig.3 Timing diagram of start code detection.




Fig.4 Timing diagram of dataline 16; modulation depth 71.4%.

VPS dataline processor

SAA4700




Fig.5 Timing diagram of the data available output and word latch pulses.

## VPS dataline processor

## SAA4700

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).  
Ground pins 3 and 4 as well as supply pins 15 and 16 tied together.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{P1}$	supply voltage (pin 15)	-0.5	6.0	V
$V_{P2}$	supply voltage (pin 16)	-0.5	6.0	V
$T_{stg}$	storage temperature range	-20	125	°C
$T_{amb}$	operating ambient temperature range	0	+70	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient in free air	-	78	K/W

**CHARACTERISTICS**

$V_{P1} = V_{P2} = 5\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; CVBS signal according to VPS and VPT standard and measurements taken in Fig.1, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{P1}, V_{P2}$	supply voltages (pins 15 and 16)		4.5	5	5.5	V
$I_p$	total supply current	$I_{15} + I_{16}$	-	18	23	mA
<b>CVBS and sync inputs (pins 1 and 2)</b>						
$V_{i\ CVBS}$	CVBS input signal (peak-to-peak value)	sync-to-white note 1; Fig.4	0.5	1	1.4	V
$V_{i\ data}$	data input signal (peak-to-peak value, pin 1)	line 16; Fig.4	250	500	700	mV
$V_{i\ sync}$	sync input signal (peak-to-peak value, pin 2)		100	-	600	mV
$R_s$	source resistance		-	-	1	k $\Omega$
<b>Composite sync output (pin 6)</b>						
$V_{OL}$	output voltage LOW		-	-	0.4	V
$V_{OH}$	output voltage HIGH		2.4	-	-	V
$I_{OL}$	output current LOW		-	-	200	$\mu$ A
$I_{OH}$	output current HIGH		-	-	-500	$\mu$ A
$t_d$	sync separator delay time		-	0.3	-	$\mu$ s
<b>DAV output (pin 12)</b>		note 2				
$V_{OL}$	output voltage LOW		-	-	0.4	V
$V_{OH}$	output voltage HIGH		2.4	-	-	V
$I_{OL}$	output current LOW		-	-	500	$\mu$ A
$I_{OH}$	output current HIGH		-	0.01	1	$\mu$ A



## VPS dataline processor

## SAA4700

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>SCL and SDA (pins 8 and 9)</b>						
$V_{IL}$	input voltage LOW		–	–	1.5	V
$V_{IH}$	input voltage HIGH		3	–	–	V
$I_I$	input current	$0.9V_P$	–	–	$\pm 10$	$\mu A$
$C_I$	input capacitance		–	–	10	pF
$V_{O\ ACK}$	output voltage during acknowledge on pin 9	$I_{OL} = 3\text{ mA}$	–	–	0.4	V
$t_r$	rise time		–	–	1	$\mu s$
$t_f$	fall time		–	–	0.3	$\mu s$
$t_{pL}$	pulse duration LOW		4.7	–	–	$\mu s$
$t_{pH}$	pulse duration HIGH		4.0	–	–	$\mu s$
SCL	clock frequency		–	–	100	kHz
<b>AD set input (pin 7)</b>		note 2				
$V_{IL}$	input voltage LOW	address 23H	0	–	0.4	V
$V_{IH}$	input voltage HIGH	address 21H	2.4	–	$V_P$	V
<b>RESET input (pin 10)</b>		note 2				
$V_{IL}$	input voltage LOW	reset active	–	–	0.4	V
$V_{IH}$	input voltage HIGH	reset non-active	2.4	–	–	V
$I_{IL}$	input current LOW		–	–	–10	$\mu A$
$I_{IH}$	input current HIGH		–	0.01	1	$\mu A$

**Notes to the characteristics**

1. With standard sync and data amplitude of 68% to 75% black-white.
2. If the open collector output  $\overline{DAV}$  is used, a pull-up resistor to  $V_{P1}$  is necessary.

VPS dataline processor

SAA4700




Fig.6 Application circuit.

I<sup>2</sup>C-BUS FORMAT

S	SLAVE ADDRESS	A	DATA	A	DATA	A	DATA	A	DATA	A	DATA	P
---	---------------	---	------	---	------	---	------	---	------	---	------	---

- S = start condition
- SLAVE ADDRESS = 0010 0001 or 0010 0011 for set input AD = HIGH respectively LOW on pin 7 (the circuit is only a slave transmitter)
- A = acknowledge, generated by the slave or the master
- DATA = five data bytes, see words in Table 1
- P = stop condition respectively non-acknowledge by the microcontroller

Remarks to I<sup>2</sup>C-bus transmission

- the MSB of each word is transmitted first
- there is no restriction on the number of words to be transmitted, but if more than five words are requested, the following content will be "FF" continuously.
- Normally every dataline transmission has to be ended with STOP condition by non-acknowledge of the controller.


VPS dataline processor

SAA4700

PACKAGE OUTLINE

DIP18: plastic dual in-line package; 18 leads (300 mil)

SOT102-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	1.40 1.14	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	0.85
inches	0.19	0.020	0.15	0.055 0.044	0.021 0.015	0.055 0.044	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.033

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT102-1					93-10-14 95-01-23

## VPS dataline processor

## SAA4700

**SOLDERING****Introduction**

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

**Soldering by dipping or by wave**

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

**Repairing soldered joints**

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

**DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

**PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS**

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.