### INTEGRATED CIRCUITS









## SAA7130HL

### CONTENTS

1	FEATURES
1.1 1.2	PCI and DMA bus mastering
1.2	TV video decoder and video scaling Peripheral interface
1.4	General
2	GENERAL DESCRIPTION
2.1	Introduction
2.2 2.3	Overview of TV decoders with PCI bridge Related documents
3	QUICK REFERENCE DATA
4	ORDERING INFORMATION
5	BLOCK DIAGRAM
6	PINNING
6.1	Pins sorted by number
6.2 6.3	Pins grouped by function Pin description
0.3 7	FUNCTIONAL DESCRIPTION
•	
7.1 7.2	Overview of internal functions Application examples
7.3	Software support
7.4	PCI interface
7.5	Analog TV standards
7.6	Video processing
7.7	Analog audio pass-through and loop back cable
7.8	DTV/DVB channel decoding and TS capture
7.9	Control of peripheral devices
8	BOUNDARY SCAN TEST
8.1 8.2	Initialization of boundary scan circuit Device identification codes
•	
9	
10	THERMAL CHARACTERISTICS
11	CHARACTERISTICS

12	PACKAGE OUTLINE
13	SOLDERING
13.1	Introduction to soldering surface mount packages
13.2	Reflow soldering
13.3	Wave soldering
13.4	Manual soldering
13.5	Suitability of surface mount IC packages for wave and reflow soldering methods
14	DATA SHEET STATUS
15	DEFINITIONS
16	DISCLAIMERS
17	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS

### 1 FEATURES

#### 1.1 PCI and DMA bus mastering

- PCI 2.2 compliant including full Advanced Configuration and Power Interface (ACPI)
- System vendor ID, etc. via EEPROM
- Hardware support for virtual addressing by MMU
- DMA bus master write for video, VBI and TS
- Configurable PCI FIFOs, graceful overflow
- Packed and planar video formats, overlay clipping.

#### 1.2 TV video decoder and video scaling

- All-standards TV decoder: NTSC, PAL and SECAM
- Five analog video inputs: CVBS and S-video
- Video digitizing by two 9-bit ADCs at 27 MHz
- Sampling according ITU-R BT.601 with 720 pixels/line
- Adaptive comb filter for NTSC and PAL, also operating for non-standard signals
- Automatic TV standard detection
- Three level Macrovision copy protection detection according to Macrovision Detect specification Revision 1
- Control of brightness, contrast, saturation and hue
- Versatile filter bandwidth selection
- Horizontal and vertical downscaling or zoom
- Adaptive anti-alias filtering
- · Capture of raw VBI samples
- Two alternating settings for active video scaling
- Output in YUV and RGB
- Gamma compensation, black stretching.

### 1.3 TV audio I/O

• Integrated analog audio pass-through for analog audio loop back cable to sound card.

#### 1.4 Peripheral interface

- I<sup>2</sup>C-bus master interface: 3.3 and 5 V
- Digital video output: ITU and VIP formats
- TS input: serial or parallel
- General purpose I/O, e.g. for strapping and interrupt
- Propagate reset and ACPI state D3-hot.



Product specification

SAA7130HL

### 1.5 General

- Package: LQFP128
- Power supply: 3.3 V only
- Power consumption of typical application: 1 W
- Power-down state (D3-hot): <20 mW
- All interface signals 5 V tolerant
- Reference designs available
- SDK for Windows (95, 98, NT, 2000 and XP), Video for Windows (VfW) and Windows Driver Model (WDM).

#### 2 GENERAL DESCRIPTION


The SAA7130HL is a single chip solution to digitize and decode video, and capture it through the PCI-bus.

Special means are incorporated to maintain the synchronization of audio to video. The device offers versatile peripheral interfaces (GPIO), that support various extended applications, e.g. analog audio pass-through for loop back cable to the sound card, or capture of DTV and DVB transport streams, such as Vestigial Side Band (VSB), Orthogonal Frequency Division Multiplexing (OFDM) and Quadrature Amplitude Modulation (QAM) decoded digital television standards (see Fig.1).



3

## SAA7130HL



### 2.1 Introduction

The PCI video broadcast decoder SAA7130HL is a highly integrated, low cost and solid foundation for TV capture in the PC, for analog TV and digital video broadcast. The various multimedia data types are transported over the PCI-bus by bus-master-write, to optimum exploit the streaming capabilities of a modern host based system. Legacy requirements are also taken care of.

The SAA7130HL meets the requirements of PC Design Guides 98/99 and 2001 and is PCI 2.2 and Advanced Configuration and Power Interface (ACPI) compliant.

The analog video is sampled by 9-bit ADCs, decoded by a multi-line adaptive comb filter and scaled horizontally, vertically and by field rate. Multiple video output formats (YUV and RGB) are available, including packed and planar, gamma-compensated or black-stretched.

Audio is routed as an analog signal via the loop back cable to the sound card.

The SAA7130HL provides a versatile peripheral interface to support system extensions, e.g. MPEG encoding for time shift viewing, or DSP applications for audio enhancements.

The channel decoder for digital video broadcast reception (ATSC or DVB) can re-use the integrated video ADCs.

The Transport Stream (TS) is collected by a tailored interface and pumped through the PCI-bus to the system memory in well-defined buffer structures. Various internal events, or peripheral status information, can be enabled as an interrupt on the PCI-bus.

## SAA7130HL

### 2.2 Overview of TV decoders with PCI bridge

A TV decoder family with PCI interfacing has been created to support worldwide TV broadcasting. The pin compatibility of these TV decoders offers the opportunity to support different TV broadcast standards with one PCB layout.

Table 1	TV decoder family with PCI interfacing
---------	--

TV PARAMETER		TV DECODER TYPE <sup>(1)</sup>			
		SAA7130HL	SAA7133HL	SAA7134HL	SAA7135HL
PCI bridge	version	2.2	2.2	2.2	2.2
	DMA channel	7	7	7	7
TV video decoding	PAL, NTSC and SECAM	Х	Х	X	Х
Video scaling	2 dimension and 2 task scaler	Х	Х	Х	Х
Raw VBI	27 MHz sampling rate	Х	Х	X	Х
TV sound decoding	FM A2 and NICAM			X	Х
	BTSC (dBx) plus SAP; EIAJ		Х		Х
	stereo sampling (I <sup>2</sup> S-bus and DMA)		32 kHz	32 kHz, 48 kHz	32 kHz, 48 kHz
Radio	FM radio stereo		Х		Х
Audio	left and right pass-through	Х	Х	Х	Х
	stereo sampling (I <sup>2</sup> S-bus and DMA)		32 kHz, 44.1 kHz, 48 kHz	32 kHz, 44.1 kHz, 48 kHz	32 kHz, 44.1 kHz, 48 kHz
	video frame locked audio		Х	X	Х
	incredible surround		Х	X	Х
	Dolby® Prologic (note 2)				Х
	virtual Dolby® surround				Х
	volume, bass and treble control		x	volume only	X
Transport stream	serial and parallel TS	Х	Х	Х	Х
GPIO	static I/O pins	27	27	27	27
	interrupt input pins	4	4	4	4
	I <sup>2</sup> C-bus multi-master or slave	Х	Х	Х	Х
	video out	Х	Х	Х	Х

#### Notes

- 1. X = function available.
- 2. Dolby is a registered trademark of Dolby Laboratories Licensing Corporation.

## SAA7130HL

#### 2.3 Related documents

This document describes the functionality and characteristics of the SAA7130HL.

Other documents related to the SAA7130HL are:

- User manual SAA7130HL/34HL, describing the programmability
- Application note SAA7130HL/34HL, pointing out recommendations for system implementation
- Demonstration and reference boards, including description, schematics, etc.:
  - Proteus-Pro: TV capture PCI card for analog TV (standards: B/G, I, D/K and L/L')
  - Europa: hybrid DVB-T and analog TV capture PCI card for European broadcasting.

- Data sheets of other devices referred to in this document, e.g:
  - TDA8961: DTV channel decoder
  - TD1316: ATV+DVB-T tuner
  - TDA10045: DVB channel decoder
  - TDA9886: Analog IF-PLL
  - TDA9889: Digital IF-PLL.

3 QU	CK REFERENCE DATA
------	-------------------

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		3.0	3.3	3.6	V
P <sub>tot</sub>	total power dissipation		-	1.0	-	W
P <sub>standby</sub>	standby power dissipation	D3-hot of ACPI	-	_	0.02	W
T <sub>amb</sub>	ambient temperature		0	25	70	°C


#### 4 ORDERING INFORMATION

TYPE	PACKAGE				
NUMBER	NAME DESCRIPTION VERSIO				
SAA7130HL	LQFP128	LQFP128 plastic low profile quad flat package; 128 leads; body 14 × 20 × 1.4 mm SOT425-			

SAA7130HL

### PCI video broadcast decoder

### 5 BLOCK DIAGRAM



I

## SAA7130HL

### 6 PINNING

The SAA7130HL is packaged in a rectangular LQFP (low profile quad flat package) with 128 pins (see Fig.3).

In Section 6.1 all the pins are sorted by number.

The pin description for the functional groups is given in Tables 2 to 7:

- Power supply pins
- PCI interface pins
- Analog interface pins
- Joint Test Action Group (JTAG) test interface pins for boundary scan test
- I<sup>2</sup>C-bus multimaster interface
- General purpose interface (pins GPIO) and the main functions.

The characteristics of the pin types are detailed in Table 8.

#### 6.1 Pins sorted by number

SYMBOL	PIN
V <sub>DDD</sub>	1
GNT#	2
REQ#	3
AD31	4
AD30	5
AD29	6
AD28	7
AD27	8
AD26	9
AD25	10
AD24	11
CBE#3	12
IDSEL	13
AD23	14
AD22	15
AD21	16
AD20	17
AD19	18
V <sub>DDD</sub>	19
V <sub>SSD</sub>	20
AD18	21
AD17	22
AD16	23
CBE#2	24

	PIN
FRAME#	25
IRDY#	26
TRDY#	27
DEVSEL#	28
STOP#	29
PERR#	30
SERR#	31
PAR	32
CBE#1	33
AD15	34
AD14	35
AD13	36
AD12	37
V <sub>DDD</sub>	38
V <sub>SSD</sub>	39
PCI_CLK	40
AD11	41
AD10	42
AD9	43
AD8	44
CBE#0	45
AD7	46
AD6	47
AD5	48
AD4	49
AD3	50
AD2	51
AD1	52
AD0	53
V <sub>DDD</sub>	54
V <sub>SSD</sub>	55
GPIO23	56
GPIO22	57
GPIO21	58
GPIO20	59
GPIO19	60
GPIO18	61
XTALI	62
XTALO	63
V <sub>SSD</sub>	64
V <sub>DDD</sub>	65

## SAA7130HL

SYMBOL	PIN
V_CLK	66
GPIO17	67
GPIO16	68
GPIO15	69
GPIO14	70
GPIO13	71
GPIO12	72
V <sub>DDD</sub>	73
V <sub>SSD</sub>	74
GPIO11	75
GPIO10	76
GPIO9	77
GPIO8	78
GPIO7	79
GPIO6	80
GPIO5	81
GPIO4	82
GPIO3	83
GPIO2	84
GPIO1	85
GPIO0	86
GPIO27	87
GPIO26	88
GPIO25	89
SCL	90
SDA	91
V <sub>DDD</sub>	92
V <sub>SSD</sub>	93
LEFT2	94
V <sub>DDA</sub>	95
LEFT1	96
V <sub>SSA</sub>	97
RIGHT1	98
V <sub>REF0</sub>	99
RIGHT2	100
V <sub>REF1</sub>	101
V <sub>REF2</sub>	102
OUT_RIGHT	103
OUT_LEFT	104
PROP_RST	105
SIF	106

SYMBOL	PIN
V <sub>REF3</sub>	107
V <sub>SSA</sub>	108
CV2_C	109
V <sub>DDA</sub>	110
V <sub>REF4</sub>	111
DRCV_Y	112
V <sub>SSA</sub>	113
CV0_Y	114
V <sub>DDA</sub>	115
CV1_Y	116
DRCV_C	117
CV3_C	118
V <sub>SSA</sub>	119
CV4	120
TRST	121
TCK	122
TMS	123
TDO	124
TDI	125
INT_A	126
PCI_RST#	127
V <sub>SSD</sub>	128

## SAA7130HL

### 6.2 Pins grouped by function

### Table 2Power supply pins

SYMBOL	PIN	TYPE	DESCRIPTION
V <sub>SSA</sub>	97, 108, 113 and 119	AG	analog ground for integrated analog signal processing
V <sub>DDA</sub>	95, 110 and 115	AS	analog supply voltage for integrated analog signal processing
V <sub>SSD</sub>	20, 39, 55, 64, 74, 93 and 128	VG	digital ground for digital circuit, core and I/Os
V <sub>DDD</sub>	1, 19, 38, 54, 65, 73 and 92	VS	digital supply voltage for digital circuit, core and I/Os

### Table 3 PCI interface pins; note 1

SYMBOL	PIN	TYPE	DESCRIPTION			
PCI_CLK	40	PI	PCI clock input: reference for all bus transactions, up to 33.33 MHz			
PCI_RST#	127	PI	PCI reset input: will 3-state all PCI pins (active LOW)			
AD31 to AD0	4 to 11, 14 to 18, 21 to 23, 34 to 37, 41 to 44 and 46 to 53	PIO and T/S	multiplexed address and data input or output: bi-directional, 3-state			
CBE3# to CBE0#	12, 24, 33 and 45	PIO and T/S	command code input or output: indicates type of requested transaction and byte enable, for byte aligned transactions (active LOW)			
PAR	32	PIO and T/S	parity input or output: driven by the data source, even parity over all pins AD and CBE#			
FRAME#	25	PIO and S/T/S	frame input or output: driven by the current bus master (owner), to indicate the beginning and duration of a bus transaction (active LOW)			
TRDY#	27	PIO and S/T/S	target ready input or output: driven by the addressed target, to indicate readiness for requested transaction (active LOW)			
IRDY#	26	PIO and S/T/S	initiator ready input or output: driven by the initiator, to indicate readiness to continue transaction (active LOW)			
STOP#	29	PIO and S/T/S	stop input or output: target is requesting the master to stop the current transaction (active LOW)			
IDSEL	13	PI	initialization device select input: this input is used to select the SAA7130HL during configuration read and write transactions			
DEVSEL#	28	PIO and S/T/S	device select input or output: driven by the target device, to acknowledge address decoding (active LOW)			
REQ#	3	PO	PCI request output: the SAA7130HL requests master access to PCI-bus (active LOW)			
GNT#	2	PI	PCI grant input: the SAA7130HL is granted to master access PCI-bus (active LOW)			

## SAA7130HL

SYMBOL	PIN	TYPE	DESCRIPTION	
INT_A	126	PO and O/D	interrupt A output: this pin is an open-drain interrupt output, conditions assigned by the interrupt register	
PERR#	30	PIO and S/T/S	parity error input or output: the receiving device detects data parity error (active LOW)	
SERR#	31	PO and O/D	system error output: reports address parity error (active LOW)	

### Note

1. PCI-bus pins are located on the long side of the package to simplify PCI board layout requirements.

SYMBOL	PIN	TYPE	DESCRIPTION	
XTALI	62	CI	quartz oscillator input: 32.11 or 24.576 MHz	
XTALO	63	СО	quartz oscillator output	
LEFT2	94	AI	analog audio stereo left 2 input or mono input	
V <sub>DDA</sub>	95	AS	analog supply voltage (3.3 V)	
LEFT1	96	AI	analog audio stereo left 1 input or mono input; default analog pass-through to pin OUT_LEFT after reset	
V <sub>SSA</sub>	97	AG	analog ground (for audio)	
RIGHT1	98	AI	analog audio stereo right 1 input or mono input; default analog pass-through to pin OUT_RIGHT after reset	
V <sub>REF0</sub>	99	AR	analog reference ground for audio Sigma Delta ADC; to be connected directly to analog ground ( $V_{SSA}$ )	
RIGHT2	100	AI	analog audio stereo right 2 input or mono input	
n.c.	101	-	not connected	
n.c.	102	-	not connected	
OUT_RIGHT	103	AO	analog audio stereo right channel output; 1 V (RMS) line-out, feeding the audio loop back cable via a coupling capacitor of 2.2 $\mu F$	
OUT_LEFT	104	AO	analog audio stereo left channel output; 1 V (RMS) line-out, feeding the audio loop back cable via a coupling capacitor of 2.2 $\mu F$	
PROP_RST	105	AO	analog output for test and debug purpose (active LOW)	
n.c.	106	-	not connected	
V <sub>REF3</sub>	107	AR	analog reference voltage for audio FIR-DAC and SCART audio input buffer; to be supported with two parallel capacitors of 47 and 0.1 $\mu F$ to analog ground (V <sub>SSA</sub> )	
V <sub>SSA</sub>	108	AG	analog ground	
CV2_C	109	AI	composite video input (mode 2) or C input (modes 6 and 8)	
V <sub>DDA</sub>	110	AS	analog power supply (3.3 V)	
n.c.	111	-	not connected	
DRCV_Y	112	AR	differential reference connection (for CV0 and CV1); to be supported with a capacitor of 47 nF to analog ground (V_{SSA}) $$	
V <sub>SSA</sub>	113	AG	analog ground	
CV0_Y	114	AI	composite video input (mode 0) or Y input (modes 6 and 8)	
V <sub>DDA</sub>	115	AS	analog supply voltage (3.3 V)	

### Table 4 Analog interface pins; note 1

## SAA7130HL

SYMBOL	PIN	TYPE	DESCRIPTION
CV1_Y	116	AI	composite video input (mode 1) or Y input (modes 7 and 9)
DRCV_C	117	AR	differential reference connection (for CV2, CV3 and CV4); to be supported with a capacitor of 47 nF to analog ground ( $V_{SSA}$ )
CV3_C	118	AI	composite video input (mode 3) or C input (modes 7 and 9)
V <sub>SSA</sub>	119	AG	analog ground
CV4	120	AI	composite video input (mode 4)

### Note

1. The SAA7130HL offers an interface for analog video and audio signals. The related analog supply pins are included in this table.

SYMBOL	PIN	TYPE	DESCRIPTION	
TRST	121	I	test reset input: drive LOW for normal operating (active LOW)	
ТСК	122	1	test clock input: drive LOW for normal operating	
TMS	123	1	test mode select input: tie HIGH or let float for normal operating	
TDO	124	0	test serial data output: 3-state	
TDI	125	1	test serial data input: tie HIGH or let float for normal operating	

 Table 5
 JTAG test interface pins

SYMBOL	PIN	TYPE	DESCRIPTION	
SCL	90	102	serial clock output; always available	
SDA	91	102	erial data input and output; always available	
PROP_RST	105	GO	propagate reset and D3-hot output; to peripheral board circuitry	

## SAA7130HL

			FUNCTION				
SYMBOL	PIN	TYPE	AUDIO AND VIDEO PORT OUTPUTS	TS CAPTURE INPUTS	RAW DTV/DVB OUTPUTS	GPIO	
GPIO27	87	GIO	-	-	-	R/W	
GPIO26	88	GIO	-	-	-	R/W	
GPIO25	89	GIO	-	-	-	R/W	
V_CLK	66	GO	V_CLK (also gated)	-	ADC_CLK (out)	_	
GPIO23	56	GIO	HSYNC	-	ADC_C[0] (LSB)	R/W, INT	
GPIO22	57	GIO	VSYNC	TS_LOCK (channel decoder locked)	-	R/W, INT	
GPIO21	58	GIO	-	TS_S_D (bit-serial data)	-	R/W	
GPIO20	59	GIO	-	TS_CLK (<33 MHz)	-	R/W	
GPIO19	60	GIO	-	TS_SOP (packet start)	-	R/W	
GPIO18	61	GIO	VAUX2	-	X_CLK_IN	R/W, INT	
GPIO17	67	GIO	VAUX1 (e.g. VACTIVE)	-	ADC_Y[0] (LSB)	R/W	
GPIO16	68	GIO	-	TS_VAL (valid flag)	-	R/W, INT	
GPIO15 to GIOPIO8	69 to 72 and 75 to 78	GIO	VP[7:0] for formats: ITU-R BT.656, VMI, VIP (1.1, 2.0), etc.	_	ADC_Y[8:1]	R/W	
GPIO7 to GPIO0	79 to 86	GIO	VP extension for 16-bit formats: ZV, VIP-2, DMSD, etc.	TS_P_D[7:0] (byte-parallel data)	ADC_C[8:1]	R/W	

Table 7 GPIO pins and functions; note 1

#### Note

- 1. The SAA7130HL offers a peripheral interface with General Purpose Input/Output (GPIO) pins. Dedicated functions can be selected:
  - a) Digital Video Port (VP): output only; in 8-bit and 16-bit formats, such as VMI, DMSD (ITU-R BT.601); zoom-video, with discrete sync signals; ITU-R BT.656; VIP (1.1 and 2.0), with sync encoded in SAV and EAV codes.
  - b) Transport Stream (TS) capture input: from the peripheral DTV/DVB channel decoder; synchronized by Start Of Packet (SOP); in byte-parallel or bit-serial protocol.
  - c) Digitized raw DTV/DVB samples stream output: from internal ADCs; to feed the peripheral DTV/DVB channel decoder.
  - d) GPIO: as default (no other function selected); static (no clock); read and write from or to individually selectable pins; latching 'strap' information at system reset time.
  - e) Peripheral interrupt (INT) input: enabled by interrupt enable register; routed to PCI interrupt (INT\_A).


## SAA7130HL

### 6.3 Pin description

 Table 8
 Characteristics of pin types and remarks

PIN TYPE	DESCRIPTION
AG	analog ground
AI	analog input; video, audio and sound
AO	analog output
AR	analog reference support pin
AS	analog supply voltage (3.3 V)
CI	CMOS input; 3.3 V level (not 5 V tolerant)
СО	CMOS output; 3.3 V level (not 5 V tolerant)
GI	digital input (GPIO); 3.3 V level (5 V tolerant)
GIO	digital input/output (GPIO); 3.3 V level (5 V tolerant)
GO	digital output (GPIO); 3.3 V level (5 V tolerant)
1	JTAG test input
IO2	digital input and output of the I <sup>2</sup> C-bus interface; 3.3 and 5 V compatible, auto-adapting
0	JTAG test output
O/D	open-drain output (for PCI-bus); multiple clients can drive LOW at the same time, wired-OR, floating back to 3-state over several clock cycles
PI	input according to PCI-bus requirements
PIO	input and output according to PCI-bus requirements
PO	output according to PCI-bus requirements
S/T/S	sustained 3-state (for PCI-bus); previous owner drives HIGH for one clock cycle before leaving to 3-state
T/S	3-state I/O (for PCI-bus); bi-directional
VG	ground for digital supply
VS	supply voltage (3.3 V)
With overscore or #	this pin or 'signal' is active LOW, i.e. the function is 'true' if the logic level is LOW

## SAA7130HL




## SAA7130HL

### 7 FUNCTIONAL DESCRIPTION

#### 7.1 Overview of internal functions

The SAA7130HL is able to capture TV signals over the PCI-bus in personal computers by a single chip (see Fig.4).



## SAA7130HL

The SAA7130HL incorporates two 9-bit video ADCs and the entire decoding circuitry of any analog TV signal: NTSC, PAL and SECAM, including non-standard signals, such as playback from a VCR. The adaptive multi-line comb filter provides superb picture quality, component separation, sharpness and high bandwidth. The video stream can be cropped and scaled to the needs of the application. Scaling down as well as zooming up is supported in the horizontal and vertical direction, and an adaptive filter algorithm prevents aliasing artifacts. With the acquisition unit of the scaler two different 'tasks' can be defined, e.g. to capture video to the CPU for compression, and write video to the screen from the same video source but with different resolution, colour format and frame rate.

The SAA7130HL incorporates analog audio pass-through and support for the analog audio loop back cable to the sound card function.

The decoded video streams are fed to the PCI-bus, and are also applied to a peripheral streaming interface, in ITU, VIP or VMI format. A possible application extension is on-board hardware MPEG compression, or other feature processing. The compressed data is fed back through the peripheral interface, in parallel or serial format, to be captured by the system memory through the PCI-bus. The Transport Stream (TS) from a DTV/DVB channel decoder can be captured through the peripheral interface in the same way.

Video and transport streams are collected in a configurable FIFO with a total capacity of 1 kbyte. The DMA controller monitors the FIFO filling degree and master-writes the audio and video stream to the associated DMA channel. The virtual memory address space (from OS) is translated into physical (bus) addresses by the on-chip hardware Memory Management Unit (MMU).

The application of the SAA7130HL is supported by reference designs and a set of drivers for the Windows operating system (Video for Windows and Windows Driver Model compliant).

### 7.2 Application examples

The SAA7130HL enables PC TV capture applications both on the PC mother board and on PCI add-on TV capture cards. Figures 5 and 6 illustrate some examples of add-on card applications.

Figure 5 shows the basic application to capture video from analog TV sources. The proposed tuner types incorporate the RF tuning function and the IF downconversion. Usually the IF downconversion stage also includes a single channel and analog sound FM demodulator. The Philips tuner FI1216MK2 is dedicated to the 50 Hz system B/G standard as used in Europe. The FI1236MK2 is the comparable type for the 60 Hz system M standard for the USA. Both types are suited for terrestrial broadcast and for cable reception. The tuner provides composite video and baseband audio as mono or 'multiplexed' (mpx) in case of BTSC. These analog video and sound signals are fed to the appropriate input pins of the SAA7130HL.


Further analog video input signals, CVBS and/or Y-C, can be connected via the board back-panel, or the separate front connectors, e.g. from a camcorder. Accompanying stereo audio signals can also be fed to the SAA7130HL.

Video is digitized and decoded to YUV. The digital streams are pumped via DMA into the PCI memory space.

The SAA7130HL incorporates means for legacy analog audio signal routing. The analog audio input signal is fed via an analog audio loop back cable into the line-in of a legacy sound card. An external audio signal, that would have otherwise connected directly to the sound card, is now routed through the SAA7130HL. This analog pass-through is enabled as default by a system reset, i.e. without any driver involvement and before system set-up.

During the power-up procedure, the SAA7130HL will investigate the on-board EEPROM to load the board specific system vendor ID and board version ID into the related places of the PCI configuration space. The board vendor can store other board specific data in the EEPROM that is accessible via the I<sup>2</sup>C-bus.





## SAA7130HL




Figure 6 shows an application extension with a hybrid TV tuner front-end and digital terrestrial channel decoding for DTV-T.

The single-conversion tuner TD1316 provides two dedicated IF signals for the analog IF-PLL (TDA9886) and the digital IF-PLL (TDA9889). The CVBS (video) and AUD (audio, mono) output signals of the analog IF-PLL can be routed to one of the video inputs and the audio (left or right) input of the SAA7130HL for analog video decoding and direct audio streaming to the sound card. On the other hand, the 2nd IF signal of the digital IF-PLL is fed directly to the interface of the channel decoder (TDA10045), which decodes the signal into a digital DVB-T Transport Stream (TS). The SAA7130HL captures this TS via the dedicated peripheral interface into the configurable internal FIFO for DMA into the PCI memory space.

The packet structure as decoded by the TDA10045 is maintained in a well-defined buffer structure in the system memory, and therefore can easily be sorted (de-multiplexed) by the CPU for proper MPEG decoding.

The Broadcast Driver Architecture (BDA) for Windows operating systems supports this type of hybrid TV capture application, sharing one capture board for analog and digital TV reception.

## SAA7130HL

#### 7.3 Software support

#### 7.3.1 DEVICE DRIVER

A complex and powerful software packet is provided for the SAA7130HL. This packet includes plug-and-play driver and capture driver installations for all commonly used 32-bit Windows platforms.

All platform related drivers support the following:


- · Video preview and capture interfaces
- · Audio control and audio capture interfaces
- Custom application interface, that enables the development of specialized applications in cases where the published Windows Application Program Interface (API) such as WDM or VfW is not sufficient.

#### Table 9 Microsoft Operation System (MOS) support

MOS	DRIVER SUPPORT
Windows 95	Device access is contained within a VxD. The Video for Windows (VfW) capture driver interface is a 16-bit user-mode interface.
Windows NT4	Device access is contained in a kernel-mode driver. The VfW capture driver interface is a 32-bit user-mode interface.
Windows 98	Device access is contained with a kernel-mode Windows Driver Model (WDM) driver. The capture driver interface is also kernel-mode WDM.
Windows 2000	The driver is binary-compatible with the Windows 98 driver.
Windows ME	The driver is binary-compatible with the Windows 98 driver.
Windows XP	The driver is binary-compatible with the Windows 98 driver.

#### 7.3.2 SUPPORTING WDM

The WDM driver for Windows 98 and Windows 2000 (see Fig.7) is a kernel-mode driver that implements a Kernel Streaming (KS) filter with output pins for audio, video preview, video capture and VBI, together with a crossbar for input source selection and optional connections for other on-board devices as child drivers. The WDM driver is implemented as a stream class mini-driver. It also exposes the external interfaces to support the user-mode 34API DLL. Custom applications and debug tools will continue to work without the need to load different drivers.




## SAA7130HL

#### 7.3.3 SUPPORTING VfW

The traditional Video for Windows (VfW) interface is supported for Windows 9x and for Windows NT4.0 (see Fig.8). In both cases a 32-bit capture driver based on the SAA713x user-mode API (34API.DLL) controls the video functionality and the user-mode audio driver implementation.

The capture driver supports direct draw surfaces for live video and is able to capture video in packed data formats and in planar formats. TV applications such as Intel intercast and Philips teletext are supported by a private VBI extension.

In the event that VfW has to be implemented as a 16-bit interface under Windows 9x, a thunk layer is included for connecting the 16-bit interface to the 32-bit capture driver. Old 16-bit applications using VfW are still supported in this way.



#### 7.3.4 SOFTWARE DEVELOPMENT KIT FOR CUSTOMER RELATED APPLICATIONS

In addition to the capture driver, an Application Programmers Interface (API) Dynamic Linked Library (DLL) provides the whole range of functionality to control the device (see Fig.9). This class library is built in c++ and provides methods to:

- Capture video into a fixed buffer (including clipping)
- · Capture video to a stream of buffers over VBI


- Capture transport streams (MPEG data) from a channel decoder chip (OFDM, VSB, QAM) for supporting digital TV applications, or from an on-board MPEG encoder chip that is fed by the video output port of the SAA7130HL
- Capture raw VBI sample stream to a stream of buffers over the PCI-bus
- Access to the I<sup>2</sup>C-bus master for controlling other peripheral circuits.

The 34API transfers the device driver functionality through a proxy interface to the user-mode. The proxy interface adapts to the different kernel-mode implementations, so that the common 34API can be used on all Windows operating systems in the same way.

The SDK for the SAA7130HL contains the detailed description of all software components such as API documentation for streaming, tuner control, dialogues and direct draw control.

The provided sample code will introduce the user into working with this interface.

All necessary header and library files are provided.



## SAA7130HL

### 7.4 PCI interface

7.4.1 PCI CONFIGURATION REGISTERS

The PCI interface of the SAA7130HL complies with the *"PCI specification 2.2"* and supports power management and Advanced Configuration and Power Interface (ACPI) as required by the *"PC Design Guide 2001"*.

The PCI specification defines a structure of the PCI configuration space that is investigated during the boot-up of the system. The configuration registers (see Table 10) hold information essential for plug-and-play, to allow system enumeration and basic device set-up without depending on the device driver, and support association of the proper software driver. Some of the configuration information is hard-wired in the device; some information is loaded during the system start-up.

The device vendor ID is hard coded to 11 31H, which is the code for Philips as registered with PCI-SIG.

The device ID is hard coded to 71 30H.

During power-up, initiated by PCI reset, the SAA7130HL fetches additional system information via the I<sup>2</sup>C-bus from the on-board EEPROM, to load actual board type specific codes for the system vendor ID, sub-system ID (board version) and ACPI related parameters into the configuration registers.

#### 7.4.2 ACPI AND POWER STATES

The "PCI specification 2.2" requires support of "Advanced Configuration and Power Interface specification 1.0" (ACPI); more details are defined in the "PCI Power Management Specification 1.0".

The power management capabilities and power states are reported in the extended configuration space. The main purpose of ACPI and PCI power management is to tailor the power consumption of the device to the actual needs.

The SAA7130HL supports all four ACPI device power states (see Table 11).

The pin PROP\_RST of the peripheral interface is switched active LOW during the PCI reset procedure, and for the duration of the D3-hot state. Peripheral devices on board of the add-on card should use the level of this signal PROP\_RST to switch themselves in any power-save mode (e.g. disable device) and reset to default settings on the rising edge of signal PROP\_RST. The length of signal PROP\_RST is programmable.

FUNCTION	REGISTER ADDRESS (HEX)	VALUE (HEX)	REMARK
Device vendor ID	00 and 01	11 31	for Philips
Device ID	02 and 03	71 30	for SAA7130HL
Revision ID	08	00	or higher
Class code	09 to 0B	04 80 00	multimedia
Memory address space required	10 to 13	XXXXXXXX XXXXXXXX XXXXXX00 00000000 (b)	1 kbyte; note 1
System (board) vendor ID	2C and 2D	loaded from EEPROM	
Sub-system (board version) ID	2E and 2F	loaded from EEPROM	

### Table 10 PCI configuration registers

### Note

1. X = don't care.

## SAA7130HL

#### Table 11 Power management table

POWER STATE	DESCRIPTION
D0	Normal operation: all functions accessible and programmable. The default setting after reset and before driver interaction (D0 un-initialized) switches most of the circuitry of the SAA7130HL into the power-down mode, effectively such as D3-hot.
D1	First step of reduced power consumption: no functional operation; program registers are not accessible, but content is maintained. Most of the circuitry of the SAA7130HL is disabled with exception of the crystal and real-time clock oscillators, so that a quick recovery from D1 to D0 is possible.
D2	Second step of reduced power consumption: no functional operation; program registers are not accessible, but content is maintained. All functional circuitry of the SAA7130HL is disabled, including the crystal and clock oscillators.
D3-hot	Lowest power consumption: no functional operation. The content of the programming registers gets lost and is set to default values when returning to D0.

#### 7.4.3 DMA AND CONFIGURABLE FIFO

The SAA7130HL supports seven DMA channels to master-write captured active video, raw VBI and DTV/DVB Transport Streams (TS) into the PCI memory. Each DMA channel contains inherently the definition of two buffers, e.g. for odd and even fields in case of interlaced video.

The DMA channels share in time and space one common FIFO pool of 256 Dwords (1024 bytes) total. It is freely configurable how much FIFO capacity can be associated with which DMA channel. Furthermore, a preferred minimum burst length can be programmed, i.e. the amount of data to be collected before the request for the PCI-bus is issued. This means that latency behaviour per DMA channel can be tailored and optimized for a given application.

In the event that a FIFO of a certain channel overflows due to latency conflict on the bus, graceful overflow recovery is applied. The mount of data that gets lost because it could not be transmitted, is monitored (counted) and the PCI-bus address pointer is incremented accordingly. Thus new data will be written to the correct memory place, after the latency conflict is resolved.

### 7.4.4 VIRTUAL AND PHYSICAL ADDRESSING

Most operating systems allocate memory to requesting applications for DMA as continuous ranges in virtual address space. The data flow over the PCI-bus points to physical addresses, usually not continuous and split in pages of 4 kbytes (Intel architecture, most UNIX systems, Power PC). The association between the virtual (logic) address space and the fragmented physical address space is defined in page tables (system files); see Fig.10.


The SAA7130HL incorporates hardware support (MMU) to translate virtual to physical addresses on the fly, by investigating the related page table information. This hardware support reduces the demand for real-time software interaction and interrupt requests, and therefore saves system resources.

#### 7.4.5 STATUS AND INTERRUPTS ON PCI-BUS

The SAA7130HL provides a set of status information about internal signal processing, video standard detection, peripheral inputs and outputs (pins GPIO) and behaviour on the PCI-bus. This status information can be conditionally enabled to raise an interrupt on the PCI-bus, e.g. completion of a certain DMA channel or buffer, or change in a detected TV standard, or the state of peripheral devices.

The cause of an issued interrupt is reported in a dedicated register, even if the original condition has changed before the system was able to investigate the interrupt.

## SAA7130HL



## SAA7130HL

#### 7.5 Analog TV standards

Analog TV signals are described in three categories of standards:

- Basic TV systems: defining frame rate, number of lines per field, levels of synchronization signals, blanking, black and white, signal bandwidth and the RF modulation scheme
- Colour transmission: defining colour coding and modulation method
- Sound and stereo: defining coding for transmission.

TV signals that are broadcasted usually conform fairly accurately to the standards. Transmission over the air or through a cable can distort the signal with noise, echoes, crosstalk or other disturbances. Video signals from local consumer equipment, e.g. VCR, camcorder, camera, game console, or even DVD player, often do not follow the standard specification very accurately.

Playback from video tape cannot be expected to maintain correct timing, especially not during feature mode (fast forward, etc.).

Tables 12 to 14 list some characteristics of the various TV standards.

The SAA7130HL decodes all colour TV standards and non-standard signals as generated by video tape recorders e.g. automatic video standard detection can be applied, with preference options for certain standards, or the decoder can be forced to a dedicated standard.

MAIN				STANDARD				
PARAMETERS	М	N	В	G, H	I	D/K	L	UNIT
RF channel width	6	6	7	7	8	7	8	MHz
Video bandwidth	4.2	4.2	5	5	5.5	6	6	MHz
1st sound carrier	4.5, FM	4.5, FM	5.5, FM	5.5, FM	6.0, FM	6.5, FM	6.5, AM	MHz
Field rate	59.94006	50	50	50	50	50	50	Hz
Lines per frame	525	625	625	625	625	625	625	-
Line frequency	15.734	15.625	15.625	15.625	15.625	15.625	15.625	kHz
ITU clocks per line	1716	1728	1728	1728	1728	1728	1728	-
Sync, set-up level	-40, 7.5	-40, 7.5	-43, 0	-43, 0	-43, 0	-43, 0	-43, 0	IRE
Gamma correction	2.2	2.2	2.8	2.8	2.8	2.8	2.8	-
Associated colour TV standards	NTSC, PAL	PAL	PAL	PAL	PAL	SECAM, PAL	SECAM	-
Associated stereo TV sound systems	BTSC, EIAJ, A2	BTSC	dual FM, A2	NICAM	NICAM	NICAM, A2	NICAM	-
Country examples	USA, Japan, Brazil	Argentina	part of Europe, Australia	Spain, Malaysia, Singapore	UK, Northern Europe	China, Eastern Europe	France, Eastern Europe	-

#### Table 12 Overview of basic TV standards

## SAA7130HL

MAIN PARAMETERS	NTSC M	PAL M	PAL N	PAL BGHID	SEC LDG		PAL 4.4 (60 Hz)	UNIT
Field rate	59.94	59.94	50	50	5	0	≈60	Hz
Lines per frame	525	525	625	625	625		525	
Chrominance subcarrier	3.580	3.576	3.582	4.434	4.406	4.250	4.434	MHz
f <sub>sc</sub> to H ratio	227.5	227.25	229.25	283.75	282	272	n.a.	
f <sub>sc</sub> offset (PAL)	_	_	50	50	_	-	n.a.	Hz
Alternating phase	no	yes	yes	yes	_	_	yes	
Country examples	USA, Japan, Asia-Pacific	Brazil	Middle and South America	Europe, Common- wealth, China	France, Eastern Europe, Africa, Middle East		VCR transcoding NTSC-tape to PAL	

Table 13 TV system colour standards

Table 14	TV stereo sound standards
----------	---------------------------

MAIN	ANALOG SYSTEMS					DIGITAL	CODING	UNIT
PARAMETERS	MONO	BTSC	EIAJ	A2 (DUAL FM)		NICAM		UNIT
Stereo coding	-	internal car	rier (mpx)	:	2-Carrier Sy	stems (2CS	stems (2CS)	
scheme		AM	FM	2nd FN	l carrier	DQPSK	K on FM	
2nd language	_	mono SAP on internal FM	as alternative to stereo		native to reo	mono on	1st carrier	
Sound IF				1st	2nd	1st	2nd	
M, N	4.5 FM	4.5	4.5	4.5	4.724	not used	not used	MHz
B, G, H	5.5 FM	not used	not used	5.5	5.742	5.5	5.850	MHz
1	6.0 FM	not used	not used	not used	not used	6.0	6.552	MHz
DK (1)	6.5 FM	not used	not used	6.5	6.742	6.5	5.850	MHz
DK (2)	6.5 FM	_	_	_	6.258	_	_	MHz
DK (3)	6.5 FM	_	_	_	5.742	_	_	MHz
L	6.5 AM	not used	not used	not used	not used	6.5	5.850	MHz
De-emphasis	75	75, dBx	50	50 c	or 75	50 or J17		μs
Audio bandwidth	15	15	15	1	5	15		kHz
Country examples	world- wide	USA, South America	Japan	part of Eur	ope, Korea	part of Eur	ope, China	

## SAA7130HL

### 7.6 Video processing

#### 7.6.1 ANALOG VIDEO INPUTS

The SAA7130HL provides five analog video input pins:

- Composite video signals (CVBS), from tuner or external source
- S-video signals (pairs of Y-C), e.g. from camcorder
- DTV/DVB 'low-IF' signal, from an appropriate DTV or combi-tuner.

Analog anti-alias filters are integrated on chip and therefore, no external filters are required. The device also contains automatic clamp and gain control for the video input signals, to ensure optimum utilization of the ADC conversion range. The nominal video signal amplitude is 1 V (p-p) and the gain control can adapt deviating signal levels in the range of +3 dB to -6 dB. The video inputs are digitized by two ADCs of 9-bit resolution, with a sampling rate of nominal 27 MHz (the line-locked clock) for analog video signals.

#### 7.6.2 VIDEO SYNCHRONIZATION AND LINE-LOCKED CLOCK

The SAA7130HL recovers horizontal and vertical synchronization signals from the selected video input signal, even under extremely adverse conditions and signal distortions. Such distortions are 'noise', static or dynamic echoes from broadcast over air, crosstalk from neighbouring channels or power lines (hum), cable reflections, time base errors from video tape play-back and non-standard signal levels from consumer type video equipment (e.g. cameras, DVD).

The heart of this TV synchronization system is the generation of the Line-Locked Clock (LLC) of nominal 27 MHz, as defined by ITU-R BT.601. The LLC ensures orthogonal sampling, and always provides a regular pattern of synchronization signals, that is a fixed and well defined number of clock pulses per line. This is important for further video processing devices connected to the peripheral video port (pins GPIO). It is very effective to run under the LLC of 27 MHz, especially for on-board hardware MPEG encoding devices, since MPEG is defined on this clock and sampling frequency.

# 7.6.3 VIDEO DECODING AND AUTOMATIC STANDARD DETECTION

The SAA7130HL incorporates colour decoding for any analog TV signal. All colour TV standards and flavours of NTSC, PAL, SECAM and non-standard signals (VCR) are automatically recognized and decoded into luminance and chrominance components, i.e.  $Y-C_B-C_R$ , also known as YUV.

The video decoder of the SAA7130HL incorporates an automatic standard detection, that does not only distinguish between 50 and 60 Hz systems, but also determines the colour standard of the video input signal. Various preferences ('look first') for automatic standard detection can be chosen, or a selected standard can be forced directly.

#### 7.6.4 ADAPTIVE COMB FILTER

The SAA7130HL applies adaptive comb filter techniques to improve the separation of luminance and chrominance components in comparison to the separation by a chroma notch filter, as used in traditional TV colour decoder technology. The comb filter compares the signals of neighbouring lines, taking into account the phase shift of the chroma subcarrier from line to line. For NTSC the signal from three adjacent lines are investigated, and in the event of PAL the comb filter taps are spread over four lines.

Comb filtering achieves higher luminance bandwidth, resulting in sharper picture and detailed resolution. Comb filtering further minimizes colour crosstalk artifacts, which would otherwise produce erroneous colours on detailed luminance structures.

The comb filter as implemented in the SAA7130HL is adaptive in two ways:

- · Adaptive to transitions in the picture content
- Adaptive to non-standard signals (e.g. VCR).

The integrated digital delay lines are always exactly correct, due to the applied unique line-locked sampling scheme (LLC). Therefore the comb filter does not need to be switched off for non-standard signals and remains operating continuously.

#### 7.6.5 MACROVISION DETECTION

The SAA7130HL detects if the decoded video signal is copy protected by the Macrovision system. The detection logic distinguishes the three levels of the copy protection as defined in rev. 7.01, and are reported as status information. The decoded video stream is not effected directly, but application software and Operation System (OS) has to ensure, that this video stream maintains tagged as 'copy protected', and such video signal would leave the system only with the reinforced copy protection. The multi-level Macrovision detection on the video capture side supports proper TV re-encoding on the output point, e.g. by Philips TV encoders SAA712x or SAA7102.


## SAA7130HL


#### 7.6.6 VIDEO SCALING

The SAA7130HL incorporates a filter and processing unit to downscale or upscale the video picture in the horizontal and vertical dimension, and in frame rate (see Figs 11 and 12). The phase accuracy of the re-sampling process is  $\frac{1}{64}$  of the original sample distance. This is equivalent to a clock jitter of less than 1 ns. The filter depth of the anti-alias filter adapts to the scaling ratio, from 10 taps horizontally for scaling ratios close to 1 : 1, to up to 74 taps for an icon sized video picture.

Most video capture applications will typically require for downscaling. But some zooming is required for conversion of ITU sampling to square pixel (SQP), or to convert the 240 lines of an NTSC field to 288 lines to comply with CCITT video phone formats. The scaling acquisition definition also includes cropping, frame rate reduction, and defines the amount of pixels and lines to be transported through DMA over the PCI-bus.

Two programming pages are available to enable re-programming of the scaler in the 'shadow' of the running processing, without holding or disturbing the flow of the video stream. Alternatively, the two programming pages can be applied to support two video destinations or applications with different scaler settings, e.g. firstly to capture video to CPU for compression (storage, video phone), and secondly to pre-view the picture on the monitor screen. A separate scaling region is dedicated to capture raw VBI samples, with a specific sampling rate, and be written into its own DMA channel.





## SAA7130HL




Fig.12 Scaler task processing with DMA interfacing.

## SAA7130HL

### 7.6.7 VBI DATA

The Vertical Blanking Interval (VBI) is often utilized to transport data over analog video broadcast. Such data can closely relate to the actual video stream, or just be general data (e.g. news). Some examples for VBI data types are:

- Closed Caption (CC) for the hearing impaired (CC, on line 21 of first field)
- Intercast data [in US coded in North-American Broadcast Text System (NABTS) format, in Europe in World Standard Teletext (WST)], to transmit internet related services, optionally associated with actual video program content
- Teletext, transporting news services and broadcast related information, Electronic Program Guide (EPG), widely used in Europe (coded in WST format)
- EPG, broadcaster specific program and schedule information, sometimes with proprietary coding scheme (pay service), usually carried on NABTS, WST, Video Programming Service (VPS), or proprietary data coding format
- Video Time Codes (VTC) as inserted in camcorders e.g. use for video editing
- Copy Guard Management System (CGMS) codes, to indicate copy protected video material, sometimes combined with format information [Wide Screen Signalling (WSS)].

This information is coded in the unused lines of the vertical blanking interval, between the vertical sync pulse and the active visible video picture. So-called full-field data transmission is also possible, utilizing all video lines for data coding.

The SAA7130HL supports capture of VBI data by the definition of a VBI region to be captured as raw VBI samples, that will be sliced and decoded by software on the host CPU. The raw sample stream is taken directly from the ADC and is not processed or filtered by the video decoder. The sampling rate of raw VBI can be adjusted to the needs of the data slicing software.

### 7.6.8 SIGNAL LEVELS AND COLOUR SPACE

Analog TV video signals are decoded into its components luminance and colour difference signals (YUV) or in its digital form Y-C<sub>B</sub>-C<sub>R</sub>. ITU-R BT.601 defines 720 pixels along the line (corresponding to a sampling rate of 27 MHz divided by two), and a certain relationship from level to number range (see Fig.13). The video components do not use the entire number range, but leave some margin for overshoots and intermediate values during processing. For the raw VBI samples there is no official specification how to code, but it is common practice to reserve the lower quarter of the number range for the sync, and to leave some room for overmodulation beyond the nominal white amplitude (see Fig.14).


The automatic clamp and gain control at the video input, together with the automatic chroma gain control of the SAA7130HL, ensures that the video components stream at the output comply to the standard levels. Beyond that additional brightness, contrast, saturation and hue control can be applied to satisfy special needs of a given application. The raw VBI samples can be adjusted independent of the active video.

The SAA7130HL incorporates the YUV-to-RGB matrix (optional), the RGB-to-YUV matrix and a three channel look-up table in between (see Fig.15). Under nominal settings, the RGB space will use the same number range as defined by the ITU and shown in Fig.13a for luminance, between 16 and 235. As graphic related applications are based on full-scale RGB, i.e. 0 to 255, the range can be stretched by applying appropriate brightness, contrast and saturation values. The look-up table supports gamma correction (freely definable), and allows other non-linear signal transformation such as black stretching.


The analog TV signal applies a quite strong gamma pre-compensation (2.2 for NTSC and 2.8 for PAL). As computer monitors exhibit a gamma (around 2.5), the difference between gamma pre-compensation and actual screen gamma has to be corrected, to achieve best contrast and colour impression.

The SAA7130HL offers a multitude of formats to write video streams over the PCI-bus: YUV and RGB colour space, 15-bit, 16-bit, 24-bit and 32-bit representation, packed and planar formats. For legacy requirements (VfW) a clipping procedure is implemented, that allows the definition of 8 overlay rectangles. This process can alternatively be used to associate 'alpha' values to the video pixels.


SAA7130HL







## SAA7130HL



#### 7.6.9 VIDEO PORT, ITU AND VIP CODES

The decoded and/or scaled video stream can be captured via PCI-DMA to the system memory, and/or can be made available locally through the video side port (VP), using some of the GPIO pins. Two types of applications are intended:

- Streaming real-time video to a video side port at the VGA card, e.g. via ribbon cable over the top
- Feeding video stream to a local MPEG compression device on the same PCI board, e.g. for time shift viewing applications.

The video port of the SAA7130HL supports the following 8 and 16-bit wide YUV video signalling standards (see Table 7):

- VMI: 8-bit wide data stream, clocked by LLC = 27 MHz, with discrete sync signals HSYNC, VSYNC and VACTIVE
- ITU-R BT.656, parallel: 8-bit wide data stream, clocked by LLC = 27 MHz, synchronization coded in SAV and EAV codes
- VIP 1.1 and 2.0: 8-bit or 16-bit wide data stream, clocked by LLC = 27 MHz, synchronization coded in SAV and EAV codes (with VIP extensions)
- Zoom Video (ZV): 16-bit wide pixel stream, clocked by LLC/2 = 13.5 MHz, with discrete sync signals HSYNC and VSYNC

- ITU-R BT.601 direct (DMSD): 16-bit wide pixel stream, clocked by LLC = 27 MHz, with discrete sync signals HSYNC, VSYNC/FID and CREF
- Raw DTV/DVB sample stream: 9-bit wide data, clocked with a copy of signal X\_CLK\_IN.

The VIP standard can transport scaled video and discontinuous data stream by allowing the insertion of '00' as marker for empty clock cycles. For the other video port standards, a data valid flag or gated clock can be applied.

# 7.7 Analog audio pass-through and loop back cable

Most operating systems are prepared to deal with audio input at only one single entry point, namely at the sound card function. Therefore the sound associated with video has to get routed through the sound card.

The SAA7130HL supports analog audio pass-through and the loop back cable on-chip. No external components are required. The audio signal, that was otherwise connected to the sound card line-in, e.g. analog sound from a CD-ROM drive, has to be connected to one of the inputs of the SAA7130HL. By default, after a system reset and without involvement of any driver, this audio signal is passed through to the analog audio output pins, that will feed the loop back cable to the sound card line-in connector. The AV capture driver has to open the default pass-through and switch in the TV sound signal by will.

### Product specification

## SAA7130HL

### 7.8 DTV/DVB channel decoding and TS capture

The SAA7130HL is optimum equipped to support the application extension to capture digital TV signals, e.g. for VSB (ATSC) or DVB (T/C/S). A hybrid TV tuner for analog and digital TV broadcast reception usually provides a DTV signal on low IF, i.e. downconverted into a frequency range from 0 to 10 MHz. Such signals can be fed to one of the 5 video inputs of the SAA7130HL for digitizing. The digital raw DTV is output at the video port, and is sent to the peripheral channel decoder, e.g. TDA8961 for VSB-8 decoding. The channel decoder provides the sampling clock via the external clock input pin X\_CLK\_IN (up to 36 MHz input clock frequency), and adjusts the signal gain in the tuner or in the video input path in front of the ADC. Alternatively, the low IF DTV/DVB signal could be fed directly to the channel decoder, depending on the capability for digitizing the selected device.

The peripheral channel decoder circuitry decodes the digital transmission into bits and bytes, apply error correction etc., and outputs a packed Transport Stream (TS) accompanied by a clock and handshake signals. The SAA7130HL captures the TS in parallel or serial protocol, synchronized by Start Of Packet (SOP), and pumps it via the dedicated DMA into the PCI memory space. The DMA definition supports automatic toggling between two buffers.

### 7.9 Control of peripheral devices

### 7.9.1 I<sup>2</sup>C-BUS MASTER

The SAA7130HL incorporates an I<sup>2</sup>C-bus master to set-up and control peripheral devices such as tuner, DTV/DVB channel decoder, audio DSP co-processors, etc. The I<sup>2</sup>C-bus interface itself is controlled from the PCI-bus on a command level, reading and writing byte by byte. The actual I<sup>2</sup>C-bus status is reported (status register) and, as an option, can raise error interrupts on the PCI-bus.

At PCI reset time, the I<sup>2</sup>C-bus master receives board specific information from the on-board EEPROM to update the PCI configuration registers.

The I<sup>2</sup>C-bus interface is multi-master capable and can assume slave operation too. This allows application of the device in the stand-alone mode, i.e. with the PCI-bus not connected. Under the slave mode, all internal programming registers can be reached via the I<sup>2</sup>C-bus with exception of the PCI configuration space.

#### 7.9.2 PROPAGATE RESET

The PCI system reset and ACPI power management state D3 is propagated to peripheral devices by the dedicated pin PROP\_RST. This signal is switched to active LOW by reset and D3, and is only switched HIGH under control of the device driver 'by will'. The intention is that peripheral devices will use signal PROP\_RST as Chip-Enable (CE). The peripheral devices should enter a low power consumption state if pin PROP\_RST = LOW, and reset into default setting at the rising edge.

### 7.9.3 GPIO

The SAA7130HL offers a set of General Purpose Input/Output (GPIO) pins, to interface to on-board peripheral circuits. These GPIOs are intended to take over dedicated functions:

- Digital video port output: 8-bit or 16-bit wide (including raw DTV)
- Transport stream input: parallel or serial (also applicable as I<sup>2</sup>S-bus input)
- Peripheral interrupt input: four GPIO pins of the SAA7130HL can be enabled to raise an interrupt on the PCI-bus. By this means, peripheral devices can directly intercept with the device driver on changed status or error conditions.

Any GPIO pin that is not used for a dedicated function is available for direct read and write access via the PCI-bus. Any GPIO pin can be selected individually as input or output (masked write). By these means, very tailored interfacing to peripheral devices can be created via the SAA7130HL capture driver running on Windows operating systems.

At system reset (PCI reset) all GPIO pins will be set to 3-state and input, and the logic level present on the GPIO pins at that moment will be saved into a special 'strap' register. All GPIO pins have an internal pull-down resistor (LOW level), but can be strapped externally with a 4.7 k $\Omega$ resistor to the supply voltage (HIGH level). The device driver can investigate the strap register for information about the hardware configuration of a given board.

## SAA7130HL

### 8 BOUNDARY SCAN TEST

The SAA7130HL has built-in logic and five dedicated pins to support boundary scan testing which allows board testing without special hardware (nails). The SAA7130HL follows the *"IEEE Std. 1149.1 - Standard Test Access Port and Boundary - Scan Architecture"* set by the Joint Test Action Group (JTAG) chaired by Philips.

The 5 special pins are: Test Mode Select (TMS), Test Clock (TCK), Test Reset (TRST), Test Data Input (TDI) and Test Data Output (TDO).

The Boundary Scan Test (BST) functions BYPASS, EXTEST, SAMPLE, CLAMP and IDCODE are all supported (see Table 15). Details about the JTAG BST-test can be found in the specification "*IEEE Std. 1149.1*". A file containing the detailed Boundary Scan Description Language (BSDL) description of the SAA7130HL is available on request.

### 8.1 Initialization of boundary scan circuit

The Test Access Port (TAP) controller of an IC should be in the reset state (TEST\_LOGIC\_RESET) when the IC is in the functional mode. This reset state also forces the instruction register into a functional instruction such as IDCODE or BYPASS.

**Table 15** BST instructions supported by the SAA7130HL


To solve the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the TEST\_LOGIC\_RESET state by setting pin TRST to LOW level.

### 8.2 Device identification codes

When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected internally between pins TDI and TDO of the IC. The identification register will load a component specific code during the CAPTURE\_DATA\_REGISTER state of the TAP controller and this code can subsequently be shifted out. At board level, this code can be used to verify component manufacturer, type and version number. The device identification register contains 32 bits, numbered 31 to 0, where bit 31 is the most significant bit (nearest to TDI) and bit 0 is the least significant bit (nearest to TDO) (see Fig.16).

A device identification register is specified in *"IEEE Std. 1149.1b-1994"*. It is a 32-bit register which contains fields for the specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the possibility to check for the correct ICs mounted after production and determination of the version number of ICs during field service.

INSTRUCTION	DESCRIPTION
BYPASS	This mandatory instruction provides a minimum length serial path (1 bit) between pins TDI and TDO when no test operation of the component is required.
EXTEST	This mandatory instruction allows testing of off-chip circuitry and board level interconnections.
SAMPLE	This mandatory instruction can be used to take a sample of the inputs during normal operation of the component. It can also be used to preload data values into the latched outputs of the boundary scan register.
CLAMP	This optional instruction is useful for testing when not all ICs have BST. This instruction addresses the bypass register while the boundary scan register is in external test mode.
IDCODE	This optional instruction will provide information on the components manufacturer, part number and version number.



## SAA7130HL

### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); all ground pins connected together and grounded (0 V); all supply pins connected together.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage		-0.5	+4.6	V
V <sub>DDA</sub>	analog supply voltage		-0.5	+4.6	V
$\Delta V_{SS}$	voltage difference between pins $V_{\rm SSA}$ and $V_{\rm SSD}$		-	100	mV
VIA	input voltage at analog inputs		-0.5	+4.6	V
V <sub>I(n)</sub>	input voltage at pins XTALI, SDA and SCL		-0.5	V <sub>DDD</sub> + 0.5	V
V <sub>ID</sub>	input voltage at digital I/O stages	outputs in 3-state	-0.5	+4.6	V
		outputs in 3-state; $3.0 V < V_{DDD} < 3.6 V$	-0.5	+5.5	V
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		0	70	°C
V <sub>esd</sub>	electrostatic discharge voltage	note 1	-250	+200	V
		note 2	-3500	+3500	V

#### Notes

1. Machine model: L = 0.75  $\mu H,$  C = 200 pF and R = 0  $\Omega.$ 

2. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  resistor.

### **10 THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	34.6	K/W

## SAA7130HL

### **11 CHARACTERISTICS**

 $V_{DDD}$  = 3.0 to 3.6 V;  $V_{DDA}$  = 3.0 to 3.6 V;  $T_{amb}$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	•	•			•	
V <sub>DDD</sub>	digital supply voltage		3.0	3.3	3.6	V
V <sub>DDA</sub>	analog supply voltage		3.0	3.3	3.6	V
Р	power dissipation	power state				
		D0 for typical application	-	1.0	-	W
		D0 after reset	-	0.1	-	W
		D1	-	0.2	-	W
		D2	-	0.1	-	W
		D3-hot	_	0.02	-	W
Crystal osc	illator					
f <sub>xtal(nom)</sub>	nominal crystal frequency	crystal 1; see Table 16	_	32.11	_	MHz
		crystal 2; see Table 16	-	24.576	-	MHz
$\Delta f_{xtal(n)}$	permissible nominal frequency deviation		-	-	$\pm 70 \times 10^{-6}$	
f <sub>xtal</sub>	oscillator frequency range		24	32.11	33	MHz
P <sub>drive</sub>	crystal power level of drive at pin XTALO		-	0.5	-	mW
tj	oscillator clock jitter		-	-	±100	ps
V <sub>IH(XTALI)</sub>	HIGH-level input voltage at pin XTALI		2	-	V <sub>DDD</sub> + 0.3	V
V <sub>IL(XTALI)</sub>	LOW-level input voltage at pin XTALI		-0.3	-	+0.8	V
PCI-bus inp	outs and outputs	•			•	
V <sub>IH</sub>	HIGH-level input voltage		2	-	5.75	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	+0.8	V
I <sub>LIH</sub>	HIGH-level input leakage current	V <sub>I</sub> = 2.7 V; note 1	_	-	10	μA
I <sub>LIL</sub>	LOW-level input leakage current	V <sub>I</sub> = 0.5 V; note 1	_	-	-10	μA
V <sub>OH</sub>	HIGH-level output voltage	I <sub>O</sub> = -2 mA	2.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub> = 3 or 6 mA; note 2	_	-	0.55	V
Ci	input capacitance at					
	pin PCI_CLK		5	-	12	pF
	pin IDSEL		-	-	8	pF
	other input pins		-	-	10	pF
SR <sub>r</sub>	output rise slew rate	0.4 to 2.4 V; note 3	1	-	5	V/ns
SR <sub>f</sub>	output fall slew rate	2.4 to 0.4 V; note 3	1	-	5	V/ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t <sub>val</sub>	CLK to signal valid delay	see Fig.17; note 4				
		bused signals	2	_	11	ns
		point-to-point signals	2	_	12	ns
t <sub>on</sub>	float-to-active delay	see Fig.17; note 5	2	_	-	ns
t <sub>off</sub>	active-to-float delay	see Fig.17; note 5	_	-	28	ns
t <sub>su</sub>	input set-up time to CLK	see Fig.17; note 4				
		bused signals	7	_	_	ns
		point-to-point signals	10 (12)	_	_	ns
t <sub>h</sub>	input hold time from CLK	see Fig.17	0	_	-	ns
t <sub>rst(CLK)</sub>	reset active time after CLK stable	note 6	100	-	-	μs
t <sub>rst(off)</sub>	reset active to output float delay	notes 5, 6 and 7	_	_	40	ns
I <sup>2</sup> C-bus inte	rface, compatible to 3.3 and	5 V signalling (pins SDA an	d SCL)			
f <sub>bit</sub>	bit frequency rate		0	-	400	kbits/s
V <sub>IL</sub>	LOW-level input voltage	note 8	-0.5	-	+0.3V <sub>DD(I2C)</sub>	V
V <sub>IH</sub>	HIGH-level input voltage	note 8	0.7V <sub>DD(I2C)</sub>	_	$V_{DD(I2C)} + 0.5$	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>o(sink)</sub> = 3 mA	_	_	0.4	V
Analog vide	eo inputs					
INPUTS (PINS	СV0 то СV4)					
I <sub>clamp</sub>	clamping current	DC input voltage V <sub>I</sub> = 0.9 V	_	±8	-	μA
V <sub>i(p-p)</sub>	input voltage (peak-to-peak value)	note 9	0.375	0.75	1.07	V
Ci	input capacitance		_	-	10	pF
9-BIT ANALOG	- TO-DIGITAL CONVERTERS		ł	1	ł	
α <sub>cs</sub>	channel crosstalk	f <sub>i</sub> < 5 MHz	_	_	-50	dB
B	analog bandwidth	at –3 dB; ADC only; note 10	_	7	-	MHz
<b>\$</b> dif	differential phase	amplifier plus anti-alias filter bypassed	_	2	-	deg
G <sub>dif</sub>	differential gain	amplifier plus anti-alias filter bypassed	_	2	-	%
LE <sub>DC(d)</sub>	DC differential linearity error		_	1.4	_	LSB
LE <sub>DC(i)</sub>	DC integral linearity error		-	2	_	LSB
S/N	signal-to-noise ratio	f <sub>i</sub> = 4 MHz; anti-alias filter bypassed; AGC = 0 dB	_	50	-	dB
ENOB	effective number of bits	f <sub>i</sub> = 4 MHz; anti-alias filter	_	8	_	bit

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog audi OUT_RIGHT	io inputs (pins LEFT1, RIGH [)	T1, LEFT2 and RIGHT2) and	l outputs (p	oins OUT	LEFT and	
V <sub>i(nom)(rms)</sub>	nominal input voltage (RMS value)	note 11	-	200	-	mV
V <sub>i(max)(rms)</sub>	maximum input voltage (RMS value)	THD < 3%; note 12	-	1	2	V
V <sub>o(max)</sub> (rms)	maximum output voltage (RMS value)	THD < 3%	-	1	-	V
R <sub>i</sub>	input resistance	$V_{i(max)} = 1 V (RMS)$	_	145	-	kΩ
		$V_{i(max)} = 2 V (RMS)$	-	48	-	kΩ
Ro	output resistance		150	250	375	Ω
R <sub>L(AC)</sub>	AC load resistance		10	_	-	kΩ
CL	output load capacitance		_	_	12	nF
V <sub>offset(DC)</sub>	static DC offset voltage		_	10	30	mV
THD + N	total harmonic distortion-plus-noise	$\label{eq:Vi} \begin{array}{l} V_i = V_o = 1 \ V \ (RMS); \\ f_i = 1 \ kHz; \ bandwidth \\ B = 20 \ Hz \ to \ 20 \ kHz \end{array}$	-	0.1	0.3	%
S/N	signal-to-noise ratio	reference voltage V <sub>o</sub> = 1 V (RMS); f <sub>i</sub> = 1 kHz; <i>"ITU-R BS.468"</i> weighted; quasi peak	70	75	-	dB
α <sub>ct</sub>	crosstalk attenuation	between any analog input pairs; $f_i = 1 \text{ kHz}$	60	-	-	dB
$\alpha_{cs}$	channel separation	between left and right of each input pair	60	-	-	dB
All digital I/	Os: GPIO pins and BST test	pins (5 V tolerant)				
PINS GPIO0	TO GPIO23, V_CLK, GPIO25	TO GPIO27, TDI, TDO, TMS,	TCK AND $\overline{T}$	RST		
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	5.5	V
V <sub>IL</sub>	LOW-level input voltage		-0.3	_	+0.8	V
 I <sub>LI</sub>	input leakage current		_	_	1	μA
I <sub>L(I/O)</sub>	I/O leakage current	3.3 V signal levels at $V_{DDD} \ge 3.3 \text{ V}$	_	-	10	μΑ
C <sub>i</sub>	input capacitance	I/O at high-impedance	_	_	8	pF
R <sub>pd</sub>	pull-down resistance	$V_{I} = V_{DDD}$	_	50	-	kΩ
R <sub>pu</sub>	pull-up resistance	$V_{I} = 0$	_	50	-	kΩ
V <sub>OH</sub>	HIGH-level output voltage	$I_0 = -2 \text{ mA}$	2.4	_	V <sub>DDD</sub> + 0.5	V
V <sub>OL</sub>	LOW-level output voltage	$I_0 = 2 \text{ mA}$	0	_	0.4	V
	outputs (digital video stream	-	or scaler)		1	
LLC AND LLC	C2 CLOCK OUTPUT ON PIN V_CL	.K (see Fig.18)				
CL	load capacitance		15	_	50	pF
T <sub>cy</sub>	cycle time	LLC active	35		39	ns
<i></i>		LLC2 active	70		78	ns
			1		-	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNI
δ	duty factor	C <sub>L</sub> = 40 pF; note 13				
		LCC active	35	_	65	%
		LCC2 active	35	-	65	%
t <sub>r</sub>	rise time	0.4 to 2.4 V	-	-	5	ns
t <sub>f</sub>	fall time	2.4 to 0.4 V	-	-	5	ns
VIDEO DATA C	DUTPUT (WITH RESPECT TO SIGI	NAL V_CLK) ON PINS GPIO0 TO	o GPIO17, G	SPIO22 AN	D GPIO23 (se	e Fig.18
CL	load capacitance		15	_	50	pF
 h	data hold time	notes 14 and 15				
		LLC active	5	_	_	ns
		LLC2 active	15	_	_	ns
PD	propagation delay from	notes 14 and 15				
	positive edge of	LLC active	_	_	28	ns
	signal V_CLK	LLC2 active	_	_	55	ns
Raw DTV/D	B outputs (reuse of video	ADCs in DVB/TV application	ns with TDA		TDA8961 for	VSB
reception)						10D
CLOCK INPUT	SIGNAL X_CLK_IN ON PIN GI	PIO18				
Г <sub>су</sub>	cycle time		27.8	37	333	ns
5	duty factor	note 13	40	50	60	%
	rise time	0.8 to 2.0 V	_	_	5	ns
t <sub>f</sub>	fall time	2.0 to 0.8 V	_		5	ns
•	UT SIGNAL ADC_CLK ON PIN \				-	_
	load capacitance		_	_	25	pF
CL T <sub>cy</sub>	cycle time		27.8		_	ns
ι <sub>су</sub> δ	duty factor	C <sub>L</sub> = 40 pF	40	_	60	%
	-					70
	i rise time	0.4 to $2.4$ V	_	I —	15	ns
	rise time	0.4 to 2.4 V			5	ns
t <sub>f</sub>	fall time	2.4 to 0.4 V	-	-	5	ns ns
t <sub>f</sub> VSB data ol	fall time	2.4 to 0.4 V	-	-	5	ns
<sup>t</sup> f VSB data ou C <sub>L</sub>	fall time ITPUT SIGNALS WITH RESPECT	2.4 to 0.4 V TO SIGNAL ADC_CLK	- 25	- -		ns pF
<sup>t</sup> f VSB data ou C <sub>L</sub>	fall time TPUT SIGNALS WITH RESPECT <sup>-</sup> load capacitance data hold time	2.4 to 0.4 V	-	-	5	ns
t <sub>f</sub> VSB DATA OU C <sub>L</sub>	fall time ITPUT SIGNALS WITH RESPECT	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed;	- 25	-	5	ns pF
t <sub>f</sub> VSB DATA OL C <sub>L</sub> t <sub>h</sub>	fall time         TPUT SIGNALS WITH RESPECT         load capacitance         data hold time         propagation delay from         positive edge of         signal ADC_CLK	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed; note 14 inverted and not delayed;	- 25 5 -	- - -	5 50 -	ns pF ns
t <sub>f</sub> VSB DATA OU C <sub>L</sub> t <sub>h</sub> t <sub>PD</sub> <b>TS capture</b>	fall time         TPUT SIGNALS WITH RESPECT         load capacitance         data hold time         propagation delay from         positive edge of         signal ADC_CLK	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed; note 14 inverted and not delayed; notes 14 and 16 ort streaming (TS-P); e.g. DV	- 25 5 -	- - -	5 50 -	ns pF ns
t <sub>f</sub> VSB DATA OU CL t <sub>h</sub> tPD <b>TS capture</b> CLOCK INPUT	fall time         TPUT SIGNALS WITH RESPECT         load capacitance         data hold time         propagation delay from         positive edge of         signal ADC_CLK         inputs with parallel transponent	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed; note 14 inverted and not delayed; notes 14 and 16 ort streaming (TS-P); e.g. DV	- 25 5 -	- - -	5 50 -	ns pF ns
t <sub>f</sub> VSB DATA OL C_ t <sub>h</sub> t <sub>PD</sub> <b>TS capture</b> CLOCK INPUT T <sub>cy</sub>	fall time         TPUT SIGNALS WITH RESPECT         load capacitance         data hold time         propagation delay from         positive edge of         signal ADC_CLK         inputs with parallel transponder         SIGNAL TS_CLK ON PIN GPIC	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed; note 14 inverted and not delayed; notes 14 and 16 ort streaming (TS-P); e.g. DV	- 25 5 - /B applicatio	- - - -	5 50 - 23	ns pF ns ns
C <sub>L</sub> t <sub>h</sub> t <sub>PD</sub> TS capture	fall time         TPUT SIGNALS WITH RESPECT         load capacitance         data hold time         propagation delay from         positive edge of         signal ADC_CLK         inputs with parallel transport         SIGNAL TS_CLK ON PIN GPIC         cycle time	2.4 to 0.4 V TO SIGNAL ADC_CLK inverted and not delayed; note 14 inverted and not delayed; notes 14 and 16 ort streaming (TS-P); e.g. DV D20 (see Fig.19)	- 25 5 - /B applicatio	- - - -	5 50 - 23 -	ns pF ns ns ns

# SAA7130HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	NTROL INPUT SIGNALS ON TS-P IO19 AND GPIO22 (see Fig.19		NAL TS_CL		GPIO0 TO GPI	07,
t <sub>su(D)</sub>	input data set-up time		2	-	-	ns
t <sub>h(D)</sub>	input data hold time		5	-	-	ns
TS capture i	nputs with serial transport s	streaming (TS-S); e.g. DVB	applicatio	ons		
CLOCK INPUT	SIGNAL TS_CLK ON PIN GPIO2	20 (see Fig.19)				
T <sub>cy</sub>	cycle time		37	_	-	ns
δ	duty factor	note 13	40	-	60	%
t <sub>r</sub>	rise time	0.8 to 2.0 V	_	-	5	ns
t <sub>f</sub>	fall time	2.0 to 0.8 V	_	_	5	ns
	NTROL INPUT SIGNALS ON TS-S GPIO22 (see Fig.19)	PORT (WITH RESPECT TO SIG	NAL TS_CL		GPIO16, GPIC	D19,
t <sub>su(D)</sub>	input data set-up time		2	-	-	ns
t <sub>h(D)</sub>	input data hold time		5	_	_	ns


#### Notes


- 1. Input leakage currents include high-impedance output leakage for all bidirectional buffers with 3-state outputs.
- 2. Pins without pull-up resistors must have a 3 mA output current. Pins requiring pull-up resistors must have 6 mA; these are pins FRAME#, TRDY#, IRDY#, DEVSEL#, SERR#, PERR#, INT\_A and STOP#.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range.
- 4. REQ# and GNT# are point-to-point signals and have different output valid delay and input set-up times than bused signals. GNT# has a set-up time of 10 ns. REQ# has a set-up time of 12 ns.
- 5. For purposes of active or float timing measurements, the high-impedance or 'off' state is defined to be when the total current delivered through the device is less than or equal to the leakage current specification.
- 6. RST is asserted and de-asserted asynchronously with respect to CLK.
- 7. All output drivers floated asynchronously when  $\overline{RST}$  is active.
- 8.  $V_{DD(I2C)}$  is the extended pull-up voltage of the I<sup>2</sup>C-bus (3.3 or 5 V bus).
- 9. Nominal analog video input signal is to be terminated by 75  $\Omega$  that results in 1 V (p-p) amplitude. This termination resistor should be split into 18  $\Omega$  and 56  $\Omega$ , and the dividing tap should feed the video input pin, via a coupling capacitor of 47 nF, to achieve a control range from –3 dB (attenuation) to +6 dB (amplification) for the internal automatic gain control. See also application notes SAA7130HL/34HL.
- 10. See the user manuals of the SAA7130HL/34HL for Anti-Alias Filter (AAF).
- 11. Definition of levels and level setting:
  - a) The full-scale level for analog audio signals  $V_{FS}$  = 0.8 V (RMS). The nominal level at the digital crossbar switch is defined at –15 dB (FS).
  - b) Nominal audio input levels: external, mono,  $V_i = 280 \text{ mV} (RMS)$ ; -9 dB (FS).
- 12. The analog audio inputs (pins LEFT1, RIGHT1, LEFT2 and RIGHT2) are supported by two input levels: 1 V (RMS) and 2 V (RMS), selectable via register setting VSEL0 (LEFT1, RIGHT1) and VSEL1 (LEFT2, RIGHT2).
- 13. The definition of the duty factor:  $\delta = \frac{t_H}{T_{cv}}$
- 14. The output timing must be measured with the load of a 30 pF capacitor to ground and a 500  $\Omega$  resistor to 1.4 V.


## SAA7130HL

15. Signal V\_CLK inverted; not delayed (programming register vp\_clk\_ctr).

16.  $t_{PD} = 6 \text{ ns} + 0.6T_{ADC_CLK} \text{ in ns} (T_{ADC_CLK} = 28 \text{ ns}).$ 







# SAA7130HL

	CRYSTAL FREQUENCY						
	32.11 MHz			24.576 MHz			UNIT
	FUNDAMENTAL		3rd HARMONIC	FUNDAMENTAL		3rd HARMONIC	1
STANDARD	1B	1C	1A	2B	2C	2A	
Crystal specification	•	•		•		•	
Typical load capacitance	20	8	8	20	8	10	pF
Maximum series resonance resistance	30	60	50	30	60	80	Ω
Typical motional capacitance	20	13.5	1.5	20	1	1.5	fF
Maximum parallel capacitance	7	3 ±1	4.3	7	3.3	3.5	pF
Maximum permissible deviation	±30 × 10 <sup>-6</sup>	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	±30 × 10 <sup>-6</sup>	$\pm 30 \times 10^{-6}$	$\pm 50 \times 10^{-6}$	
Maximum temperature deviation	±30 × 10 <sup>-6</sup>	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	±30 × 10 <sup>-6</sup>	$\pm 30 \times 10^{-6}$	$\pm 20 \times 10^{-6}$	
External components							
Typical load capacitance at pin XTALI	33	10	15	27	5.6	18	pF
Typical load capacitance at pin XTALO	33	10	15	27	5.6	18	pF
Typical capacitance of LC filter	n.a.	n.a.	1	n.a.	n.a.	1	nF
Typical inductance of LC filter	n.a.	n.a.	4.7	n.a.	n.a.	4.7	μH

Table 16 Specification of crystals and related applications (examples); note 1

Note

1. For oscillator application, see the application notes of the SAA7130HL/34HL.


SAA7130HL

SOT425-1

### PCI video broadcast decoder

### 12 PACKAGE OUTLINE

LQFP128: plastic low profile quad flat package; 128 leads; body 14 x 20 x 1.4 mm



# SAA7130HL

### 13 SOLDERING

# 13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

### 13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

## SAA7130HL

### 13.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW <sup>(1)</sup>	
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable	
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable <sup>(2)</sup>	suitable	
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable	
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable	

### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### 14 DATA SHEET STATUS

DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

# SAA7130HL

### **15 DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 16 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. **Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**ICs with MPEG-2 functionality** — Use of this product in any manner that complies with the MPEG-2 Standard is expressly prohibited without a license under applicable patents in the MPEG-2 patent portfolio, which license is available from MPEG LA, L.L.C., 250 Steele Street, Suite 300, Denver, Colorado 80206.

ICs with MPEG-audio/AC-3 audio functionality — Purchase of a Philips IC with an MPEG-audio and/or AC-3 audio functionality does not convey an implied license under any patent right to use this IC in any MPEG-audio or AC-3 audio application. For more information please contact the nearest Philips Semiconductors sales office or e-mail: licensing.cip@philips.com.

### 17 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# Philips Semiconductors – a worldwide company

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753505/01/pp48

Date of release: 2002 Apr 23

Document order number: 9397 750 08669

Let's make things better.

Philips



