INTEGRATED CIRCUITS

DATA SHEET

SAA7133HL
PCI audio and video broadcast decoder

Product specification   2003 Feb 04

Philips
Semiconductors

PHILIPS

CONTENTS

PCI audio and video broadcast decoder

SAA7133HL

1 FEATURES

1.1 General

- Package: LQFP128
- Power supply: 3.3 V only
- Power consumption of typical application: 1.35 W
- PCI-bus Power Management Interface Specification, rev. 1.1, compliant (supported states: D0, D1, D2 and D3-hot)
- Power-down state (D3-hot): <20 mW
- All interface signals 5 V tolerant
- Reference designs available
- Software Development Kit (SDK) for Windows (95, 98, NT, 2000 and XP), Video for Windows (VfW), Windows Driver Model (WDM) and Broadcast Driver Architecture (BDA).

1.2 TV video decoder and video scaling

- All-standards TV decoder: NTSC, PAL and SECAM
- Five analog video inputs: CVBS and S-video
- Video digitizing by two 9-bit ADCs at 27 MHz
- Sampling according ITU-R BT.601 with 720 pixels/line
- Adaptive comb filter for NTSC and PAL, also operating for non-standard signals
- Automatic TV standard detection
- Three level Macrovision copy protection detection according to Macrovision detect specification Rev.1
- Control of brightness, contrast, saturation and hue
- Versatile filter bandwidth selection
- Horizontal and vertical downscaling or zoom
- Adaptive anti-alias filtering
- Capture of raw VBI samples
- Two alternating settings for active video scaling, e.g. for independent capturing and preview definition
- Output in YUV or RGB
- Gamma compensation, black stretching.

1.3 TV sound decoder and TV audio I/O

- BTSC and EIAJ TV sound decoder
- dbx-TV Noise Reduction decoding for BTSC systems
- FM radio stereo decoding
- Input of analog SIF signal and 8-bit ADC at 24.576 MHz
- Automatic sound standard detection
- Automatic dematrixing (stereo, dual)

- Volume, balance, bass and treble control
- Automatic Volume Levelling (AVL)
- Incredible Mono, Incredible Stereo
- Audio sampling clock can be locked to video frame rate (no drift of audio stream against video stream)
- Four analog audio baseband inputs (two stereo pairs) and on-chip stereo ADCs
- Supported audio sampling rates: 32, 44.1 and 48 kHz
- Input of external audio reference clock, e.g. 24.576 MHz
- Output of audio master clock ($768 \times f_s$, $512 \times f_s$, $384 \times f_s$ or $256 \times f_s$ selectable).

1.4 PCI and DMA bus mastering

- PCI 2.2 compliant including full Advanced Configuration and Power Interface (ACPI)
- 3.3 and 5 V compliant
- System vendor ID, etc. via I^{2}C-bus EEPROM
- DMA bus master write for video, audio, VBI and TS or PS
- Configurable PCI FIFOs, graceful overflow recovery
- Packed and planar video formats, overlay clipping
- Hardware support for virtual addressing by Memory Management Unit (MMU).

1.5 Peripheral interface

- I^{2}C-bus master interface: 3.3 and 5 V compatible, 100 and 400 kHz mode
- The device can operate without PCI-bus (using I^{2}C-bus) for stand-alone applications, application note available
- Digital video output: ITU, VIP, VMI and ZV formats
- Two digital audio outputs: I^{2}S-bus for up to 4 channels
- Analog stereo audio output
- Integrated analog audio pass-through
- Support for analog audio loop back cable to sound card
- TS input: serial or parallel
- MPEG elementary or program stream input, parallel
- General purpose I/O, e.g. for strapping and interrupt
- Propagate reset and ACPI state D3.

PCI audio and video broadcast decoder   SAA7133HL

2   GENERAL DESCRIPTION

2.1   Introduction

The PCI audio and video broadcast decoder SAA7133HL is a highly integrated, low cost and solid foundation for TV capture in the PC, for analog TV and digital video broadcast (DTV and DVB). The various multimedia data types are transported over the PCI-bus by bus-master-write, to optimum exploit the streaming capabilities of a modern host based system (see Fig.1). Legacy requirements are also taken care of.

The SAA7133HL meets the requirements of PC Design Guides 98/99 and 2001 and is PCI 2.2 and Advanced Configuration and Power Interface (ACPI) compliant.

The analog video is sampled by 9-bit ADCs, decoded by a multi-line adaptive comb filter and scaled horizontally, vertically and by field rate. Multiple video output formats (YUV and RGB) are available, including packed and planar, gamma-compensated or black-stretched.

Analog TV sound is digitized and stereo decoded (BTSC and EIAJ). Audio is streamed digitally via the PCI-bus or the I^2S-bus or routed as an analog signal via the loop back cable to the sound card.

The SAA7133HL provides a versatile peripheral interface to support system extensions, e.g. MPEG encoding for time shift viewing.

The channel decoder for digital video broadcast reception (ATSC or DVB) can re-use the integrated video ADCs.

The Transport Stream (TS) or Program Stream (PS) is collected by a tailored interface and pumped through the PCI-bus to the system memory in well-defined buffer structures. Various internal events, or peripheral status information, can be enabled as an interrupt on the PCI-bus.

(1) Alternatively.

Fig.1   Application diagram for capturing live TV video and audio streams in the PC, with optional extensions for DTV and DVB capture and MPEG encoding for time shift viewing.

PCI audio and video broadcast decoder

SAA7133HL

2.2 Related documents

This document describes the functionality and characteristics of the SAA7133HL.

Other documents related to the SAA7133HL are:

- User manual SAA7133HL, describing the programmability
- Application note SAA7133HL, pointing out recommendations for system implementation

- Data sheets of other devices referred to in this document, e.g:
  - Tuners:
    FI1236 for NTSC (US)
    FI1286 for NTSC (Japan)
    combi-tuner derivatives for FM radio: FM12x6
  - SAA6752HS: MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer.

3 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DD}	supply voltage		3.0	3.3	3.6	V
P_{tot}	total power dissipation		–	1.35	1.6	W
$P_{standby}$	standby power dissipation	D3-hot of ACPI	–	–	0.02	W
T_{amb}	ambient temperature		0	–	70	°C

4 ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
SAA7133HL	LQFP128	plastic low profile quad flat package; 128 leads; body $14 \times 20 \times 1.4$ mm	SOT425-1

PCI audio and video broadcast decoder

SAA7133HL

5   BLOCK DIAGRAM

Fig.2 Block diagram.

PCI audio and video broadcast decoder

SAA7133HL

6 PINNING

In Section 6.1 all the pins are sorted by number, table 1.

The pin description for the functional groups is given in Section 6.2:

- Power supply pins, table 2
- Joint Test Action Group (JTAG) test interface pins for boundary scan test, table 3
- I²C-bus multi-master interface, table 4
- PCI interface pins, table 5
- General purpose interface (pins GPIO) and the main functions, table 6
- Analog interface pins, table 7.

The characteristics of the pin types are detailed in Section 6.3, table 8.

The SAA7133HL is packaged in a rectangular LQFP (low profile quad flat package) with 128 pins (see Fig.3).

6.1 Pins sorted by number

Table 1 Pins sorted by number

SYMBOL	PIN
V_{DDD}	1
GNT#	2
REQ#	3
AD[31]	4
AD[30]	5
AD[29]	6
AD[28]	7
AD[27]	8
AD[26]	9
AD[25]	10
AD[24]	11
C/BE[3]#	12
IDSEL	13
AD[23]	14
AD[22]	15
AD[21]	16
AD[20]	17
AD[19]	18
V_{DDD}	19
V_{SSD}	20
AD[18]	21
AD[17]	22

SYMBOL	PIN
AD[16]	23
C/BE[2]#	24
FRAME#	25
IRDY#	26
TRDY#	27
DEVSEL#	28
STOP#	29
PERR#	30
SERR#	31
PAR	32
C/BE[1]#	33
AD[15]	34
AD[14]	35
AD[13]	36
AD[12]	37
V_{DDD}	38
V_{SSD}	39
PCI_CLK	40
AD[11]	41
AD[10]	42
AD[09]	43
AD[08]	44
C/BE[0]#	45
AD[07]	46
AD[06]	47
AD[05]	48
AD[04]	49
AD[03]	50
AD[02]	51
AD[01]	52
AD[00]	53
V_{DDD}	54
V_{SSD}	55
GPIO23	56
GPIO22	57
GPIO21	58
GPIO20	59
GPIO19	60
GPIO18	61
XTALI	62
XTALO	63

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PIN
V_{SSD}	64
V_{DDD}	65
V_CLK	66
GPIO17	67
GPIO16	68
GPIO15	69
GPIO14	70
GPIO13	71
GPIO12	72
V_{DDD}	73
V_{SSD}	74
GPIO11	75
GPIO10	76
GPIO9	77
GPIO8	78
GPIO7	79
GPIO6	80
GPIO5	81
GPIO4	82
GPIO3	83
GPIO2	84
GPIO1	85
GPIO0	86
GPIO27	87
GPIO26	88
GPIO25	89
SCL	90
SDA	91
V_{DDD}	92
V_{SSD}	93
LEFT2	94
V_{DDA}	95
LEFT1	96
V_{SSA}	97
RIGHT1	98
V_{REF0}	99
RIGHT2	100
V_{REF1}	101
V_{REF2}	102
OUT_RIGHT	103
OUT_LEFT	104

SYMBOL	PIN
$\overline{PROP\_RST}$	105
SIF	106
V_{REF3}	107
V_{SSA}	108
CV2_C	109
V_{DDA}	110
V_{REF4}	111
DRCV_Y	112
V_{SSA}	113
CV0_Y	114
V_{DDA}	115
CV1_Y	116
DRCV_C	117
CV3_C	118
V_{SSA}	119
CV4	120
$\overline{TRST}$	121
TCK	122
TMS	123
TDO	124
TDI	125
INT_A	126
PCI_RST#	127
V_{SSD}	128

PCI audio and video broadcast decoder

SAA7133HL

6.2 Pins grouped by function

Table 2 Power supply pins

SYMBOL	PIN	TYPE	DESCRIPTION
V_{SSA}	97, 108, 113 and 119	AG	analog ground for integrated analog signal processing
V_{DDA}	95, 110 and 115	AS	analog supply voltage for integrated analog signal processing
V_{SSD}	20, 39, 55, 64, 74, 93 and 128	VG	digital ground for digital circuit, core and I/Os
V_{DDD}	1, 19, 38, 54, 65, 73 and 92	VS	digital supply voltage for digital circuit, core and I/Os. The next generation products of this product family will be pin compatible to its predecessors but with a core supply voltage of 1.8 V.

Table 3 JTAG test interface pins

SYMBOL	PIN	TYPE	DESCRIPTION
$\overline{TRST}$	121	I	test reset input: drive LOW for normal operating (active LOW)
TCK	122	I	test clock input: drive LOW for normal operating
TMS	123	I	test mode select input: tie HIGH or let float for normal operating
TDO	124	O	test serial data output: 3-state
TDI	125	I	test serial data input: tie HIGH or let float for normal operating

Table 4 I2C-bus multi-master interface

SYMBOL	PIN	TYPE	DESCRIPTION
SCL	90	IO2	serial clock input (slave mode) or output (multi-master mode)
SDA	91	IO2	serial data input and output; always available
$\overline{PROP\_RST}$	105	GO	propagate reset and D3-hot output; to peripheral board circuitry (active LOW)

PCI audio and video broadcast decoder

SAA7133HL

Table 5 PCI interface pins, PCI-bus pins are located on the long side of the package to simplify PCI board layout requirements

SYMBOL	PIN	TYPE	DESCRIPTION
PCI_CLK	40	PI	PCI clock input: reference for all bus transactions, up to 33.33 MHz
PCI_RST#	127	PI	PCI reset input: will 3-state all PCI pins (active LOW)
AD[31] to AD[00]	4 to 11, 14 to 18, 21 to 23, 34 to 37, 41 to 44 and 46 to 53	PIO and T/S	multiplexed address and data input or output: bi-directional, 3-state
C/BE[3]# to C/BE[0]#	12, 24, 33 and 45	PIO and T/S	command code input or output: indicates type of requested transaction and byte enable, for byte aligned transactions (active LOW)
PAR	32	PIO and T/S	parity input or output: driven by the data source, even parity over all pins AD and C/BE#
FRAME#	25	PIO and S/T/S	frame input or output: driven by the current bus master (owner), to indicate the beginning and duration of a bus transaction (active LOW)
TRDY#	27	PIO and S/T/S	target ready input or output: driven by the addressed target, to indicate readiness for requested transaction (active LOW)
IRDY#	26	PIO and S/T/S	initiator ready input or output: driven by the initiator, to indicate readiness to continue transaction (active LOW)
STOP#	29	PIO and S/T/S	stop input or output: target is requesting the master to stop the current transaction (active LOW)
IDSEL	13	PI	initialization device select input: this input is used to select the SAA7133HL during configuration read and write transactions
DEVSEL#	28	PIO and S/T/S	device select input or output: driven by the target device, to acknowledge address decoding (active LOW)
REQ#	3	PO	PCI request output: the SAA7133HL requests master access to PCI-bus (active LOW)
GNT#	2	PI	PCI grant input: the SAA7133HL is granted to master access PCI-bus (active LOW)
INT_A	126	PO and O/D	interrupt A output: this pin is an open-drain interrupt output, conditions assigned by the interrupt register
PERR#	30	PIO and S/T/S	parity error input or output: the receiving device detects data parity error (active LOW)
SERR#	31	PO and O/D	system error output: reports address parity error (active LOW)

PCI audio and video broadcast decoder   SAA7133HL

Table 6 GPIO pins and functions; note 1

SYMBOL	PIN	TYPE	FUNCTION			
			AUDIO AND VIDEO PORT OUTPUTS	TS AND PS CAPTURE INPUTS	RAW DTV/DVB OUTPUTS	GPIO
GPIO27	87	GIO	A_SDO (I^2S-bus 1 data)	–	–	R/W
GPIO26	88	GIO	A_WS (I^2S-bus word select)	–	–	R/W
GPIO25	89	GIO	A_SCK (I^2S-bus clock)	–	–	R/W
V_CLK	66	GO	V_CLK (also gated)	–	ADC_CLK (out)	–
GPIO23	56	GIO	HSYNC	–	ADC_C[0] (LSB)	R/W, INT
GPIO22	57	GIO	VSYNC	TS_LOCK (channel decoder locked)	–	R/W, INT
GPIO21	58	GIO	–	TS_S_D (bit-serial data)	–	R/W
GPIO20	59	GIO	–	TS_CLK (<33 MHz)	–	R/W
GPIO19	60	GIO	–	TS_SOP (packet start)	–	R/W
GPIO18	61	GIO	VAUX2; A_CLK_master, A_REF_CLK	–	X_CLK_IN	R/W, INT
GPIO17	67	GIO	VAUX1 (e.g. VACTIVE); A_SDO_aux, I^2S-bus 2 data	–	ADC_Y[0] (LSB)	R/W
GPIO16	68	GIO	–	TS_VAL (valid flag)	–	R/W, INT
GPIO15 to GPIO8	69 to 72 and 75 to 78	GIO	VP[7:0] for formats: ITU-R BT.656, VMI, VIP (1.1, 2.0), etc.	–	ADC_Y[8:1]	R/W
GPIO7 to GPIO0	79 to 86	GIO	VP extension for 16-bit formats: ZV, VIP-2, DMSD, etc.	TS_P_D[7:0] (transport stream or program stream, byte-parallel data)	ADC_C[8:1]	R/W

Note

1. The SAA7133HL offers a peripheral interface with General Purpose Input/Output (GPIO) pins. Dedicated functions can be selected:

    a) Digital Video Port (VP): output only; in 8-bit and 16-bit formats, such as VMI, DMSD (ITU-R BT.601); zoom-video, with discrete sync signals; ITU-R BT.656; VIP (1.1 and 2.0), with sync encoded in SAV and EAV codes.

    b) Transport Stream (TS) capture input: from the peripheral DTV/DVB channel decoder; synchronized by Start Of Packet (SOP); in byte-parallel or bit-serial protocol.

    c) Digitized raw DTV/DVB samples stream output: from internal ADCs; to feed the peripheral DTV/DVB channel decoder.

    d) Program Stream (PS) capture input, e.g. from an external MPEG encoder chip.

    e) GPIO: as default (no other function selected); static (no clock); read and write from or to individually selectable pins; latching 'strap' information at system reset time.

    f) Peripheral interrupt (INT) input: enabled by interrupt enable register; routed to PCI interrupt (INT_A).

PCI audio and video broadcast decoder

SAA7133HL

Table 7 Analog interface pins, the SAA7133HL offers an interface for analog video and audio signals. The related analog supply pins are included in this table

SYMBOL	PIN	TYPE	DESCRIPTION
XTALI	62	CI	quartz oscillator input: 32.11 or 24.576 MHz
XTALO	63	CO	quartz oscillator output
LEFT2	94	AI	analog audio stereo left 2 input or mono input
V_{DDA}	95	AS	analog supply voltage (3.3 V)
LEFT1	96	AI	analog audio stereo left 1 input or mono input; default analog pass-through to pin OUT_LEFT after reset
V_{SSA}	97	AG	analog ground (for audio)
RIGHT1	98	AI	analog audio stereo right 1 input or mono input; default analog pass-through to pin OUT_RIGHT after reset
V_{REF0}	99	AR	analog reference ground for audio Sigma Delta ADC; to be connected V_{SSA}
RIGHT2	100	AI	analog audio stereo right 2 input or mono input
V_{REF1}	101	AR	analog reference voltage for audio Sigma Delta ADC; to be connected to V_{DDA} and via a 220 nF capacitor to pin V_{REF0}
V_{REF2}	102	AR	analog reference voltage for audio Sigma Delta ADC; to be supported with two parallel capacitors of 47 and 0.1 μF to V_{SSA}
OUT_RIGHT	103	AO	analog audio stereo right channel output; 1 V (RMS) line-out, feeding the audio loop back cable via a coupling capacitor of 2.2 μF
OUT_LEFT	104	AO	analog audio stereo left channel output; 1 V (RMS) line-out, feeding the audio loop back cable via a coupling capacitor of 2.2 μF
$\overline{PROP\_RST}$	105	AO	analog output for test and debug purpose
SIF	106	AI	sound IF input from TV tuner (4.5 to 9.2 MHz); coupling capacitor of 47 pF after the termination with 50 Ω
V_{REF3}	107	AR	analog reference voltage for audio FIR-DAC and SCART audio input buffer; to be supported with two parallel capacitors of 47 and 0.1 μF to V_{SSA}
V_{SSA}	108	AG	analog ground
CV2_C	109	AI	composite video input (mode 2) or C input (modes 6 and 8)
V_{DDA}	110	AS	analog power supply (3.3 V)
V_{REF4}	111	AR	analog reference voltage; to be supported with a capacitor of 220 nF V_{SSA}
DRCV_Y	112	AR	differential reference connection (for CV0 and CV1); to be supported with a capacitor of 47 nF to V_{SSA}
V_{SSA}	113	AG	analog ground
CV0_Y	114	AI	composite video input (mode 0) or Y input (modes 6 and 8)
V_{DDA}	115	AS	analog supply voltage (3.3 V)
CV1_Y	116	AI	composite video input (mode 1) or Y input (modes 7 and 9)
DRCV_C	117	AR	differential reference connection (for CV2, CV3 and CV4); to be supported with a capacitor of 47 nF to V_{SSA}
CV3_C	118	AI	composite video input (mode 3) or C input (modes 7 and 9)
V_{SSA}	119	AG	analog ground
CV4	120	AI	composite video input (mode 4)

6.3 Pin type

Table 8 Characteristics of pin types and remarks

| PIN TYPE	DESCRIPTION
AG	analog ground
AI	analog input; video, audio and sound
AO	analog output
AR	analog reference support pin
AS	analog supply voltage (3.3 V)
CI	CMOS input; 3.3 V signal level (not 5 V tolerant)
CO	CMOS output; 3.3 V signal level (not 5 V tolerant)
GI	digital input (GPIO); 3.3 V signal level (5 V tolerant)
GIO	digital input/output (GPIO); 3.3 V signal level (5 V tolerant)
GO	digital output (GPIO); 3.3 V signal level (5 V tolerant)
I	JTAG test input
IO2	digital input and output of the I²C-bus interface; 3.3 and 5 V compatible, auto-adapting
O	JTAG test output
O/D	open-drain output (for certain PCI pins); multiple clients can drive LOW at the same time, wired-OR, floating back to 3-state over several clock cycles
PI	input according to PCI requirements
PIO	input and output according to PCI requirements
PO	output according to PCI requirements
S/T/S	sustained 3-state (for certain PCI pins); previous owner drives HIGH for one clock cycle before leaving to 3-state
T/S	3-state I/O according to PCI requirements; bi-directional
VG	ground for digital supply
VS	supply voltage (3.3 V)
With overscore or #	this pin or 'signal' is active LOW, i.e. the function is 'true' if the logic level is LOW

PCI audio and video broadcast decoder

SAA7133HL

Top pins (left to right, 128–103):
V_SSD (128), PCI_RST# (127), INT_A (126), TDI (125), TDO (124), TMS (123), TCK (122), TRST (121), CV4 (120), V_SSA (119), CV3_C (118), DRCV_C (117), CV1_Y (116), V_DDA (115), CV0_Y (114), V_SSA (113), DRCV_Y (112), V_REF4 (111), V_DDA (110), CV2_C (109), V_SSA (108), V_REF3 (107), SIF (106), PROP_RST (105), OUT_LEFT (104), OUT_RIGHT (103)

Left pins (top to bottom, 1–38):
Pin	Signal
1	V_DDD
2	GNT#
3	REQ#
4	AD[31]
5	AD[30]
6	AD[29]
7	AD[28]
8	AD[27]
9	AD[26]
10	AD[25]
11	AD[24]
12	C/BE[3]#
13	IDSEL
14	AD[23]
15	AD[22]
16	AD[21]
17	AD[20]
18	AD[19]
19	V_DDD
20	V_SSD
21	AD[18]
22	AD[17]
23	AD[16]
24	C/BE[2]#
25	FRAME#
26	IRDY#
27	TRDY#
28	DEVSEL#
29	STOP#
30	PERR#
31	SERR#
32	PAR
33	C/BE[1]#
34	AD[15]
35	AD[14]
36	AD[13]
37	AD[12]
38	V_DDD

SAA7133HL

Right pins (top to bottom, 102–65):
Pin	Signal
102	V_REF2
101	V_REF1
100	RIGHT2
99	V_REF0
98	RIGHT1
97	V_SSA
96	LEFT1
95	V_DDA
94	LEFT2
93	V_SSD
92	V_DDD
91	SDA
90	SCL
89	GPIO25
88	GPIO26
87	GPIO27
86	GPIO0
85	GPIO1
84	GPIO2
83	GPIO3
82	GPIO4
81	GPIO5
80	GPIO6
79	GPIO7
78	GPIO8
77	GPIO9
76	GPIO10
75	GPIO11
74	V_SSD
73	V_DDD
72	GPIO12
71	GPIO13
70	GPIO14
69	GPIO15
68	GPIO16
67	GPIO17
66	V_CLK
65	V_DDD

Bottom pins (left to right, 39–64):
V_SSD (39), PCI_CLK (40), AD[11] (41), AD[10] (42), AD[09] (43), AD[08] (44), C/BE[0]# (45), AD[07] (46), AD[06] (47), AD[05] (48), AD[04] (49), AD[03] (50), AD[02] (51), AD[01] (52), AD[00] (53), V_DDD (54), V_SSD (55), GPIO23 (56), GPIO22 (57), GPIO21 (58), GPIO20 (59), GPIO19 (60), GPIO18 (61), XTALI (62), XTALO (63), V_SSD (64)

MBL704

Fig.3 Pin configuration.

7 FUNCTIONAL DESCRIPTION

7.1 Overview of internal functions

The SAA7133HL is able to capture TV signals over the PCI-bus in personal computers by a single chip (see Fig.4).

Fig.4 Functional block diagram.

PCI audio and video broadcast decoder

SAA7133HL

The SAA7133HL incorporates two 9-bit video ADCs and the entire decoding circuitry of any analog TV signal: NTSC, PAL and SECAM, including non-standard signals, such as playback from a VCR. The adaptive multi-line comb filter provides superb picture quality, component separation, sharpness and high bandwidth. The video stream can be cropped and scaled to the needs of the application. Scaling down as well as zooming up is supported in the horizontal and vertical direction, and an adaptive filter algorithm prevents aliasing artifacts. With the acquisition unit of the scaler two different 'tasks' can be defined, e.g. to capture video to the CPU for compression, and write video to the screen from the same video source but with different resolution, colour format and frame rate.

The SAA7133HL contains TV sound stereo decoding from Sound IF (SIF), for the BTSC and EIAJ stereo sound standards, FM and AM mono sound and also non-standard signals. Baseband stereo audio sampling is also implemented, e.g. for capturing from a camcorder or other external devices. The audio sampling rate can be locked to the video frame rate to ensure synchronization (lip-sync) between the video and audio data flow, e.g. for storage, compression or time shift viewing applications.

The SAA7133HL incorporates analog audio pass-through and support for the analog audio loop back cable to the sound card function.

The decoded video streams are fed to the PCI-bus, and are also applied to a peripheral streaming interface, in ITU, VIP or VMI format. A possible application extension is on-board hardware MPEG compression, or other feature processing. The compressed data as PS or TS is fed back through the peripheral interface, in parallel or serial format, to be captured by the system memory through the PCI-bus. The Transport Stream (TS) from a DTV/DVB channel decoder can be captured through the peripheral interface in the same way.

Audio, video and transport streams are collected in a configurable FIFO with a total capacity of 1 kbyte. The DMA controller monitors the FIFO filling degree and master-writes the audio and video stream to the associated DMA channel. The virtual memory address space (from OS) is translated into physical (bus) addresses by the on-chip hardware Memory Management Unit (MMU).

The application of the SAA7133HL is supported by reference designs and a set of drivers for the Windows operating system (Video for Windows and Windows Driver Model compliant).

7.2 Application examples

The SAA7133HL enables PC TV capture applications both on the PC mother board and on PCI add-on TV capture cards. Figures 5 and 6 illustrate some examples of add-on card applications.

Figure 5 shows the basic application to capture video from analog TV sources. The proposed tuner types incorporate the RF tuning function and the IF downconversion. Usually the IF downconversion stage also includes a single channel and analog sound FM demodulator. The Philips tuners FI1286 (Japan) and FI1236MK2 (USA and other NTSC countries) are suitable for M standard. The FM12x6 are special versions for additional FM radio reception. All types are suited for terrestrial broadcast and for cable reception. The tuners provide composite video CVBS and audio as second SIF. These analog video and sound signals are fed to the appropriate input pins of the SAA7133HL.

Further analog video input signals, CVBS and/or Y-C, can be connected via the board back-panel, or the separate front connectors, e.g. from a camcorder. Accompanying stereo audio signals can also be fed to the SAA7133HL.

Video is digitized and decoded to YUV. TV sound is digitized and decoded. The SAA7133HL is able to decode stereo audio according to BTSC [also including the Second Audio Program (SAP)] and stereo/dual audio according to EIAJ. In addition mono decoding of FM and AM sound is possible. The digital streams are pumped via DMA into the PCI memory space.

The SAA7133HL incorporates means for legacy analog audio signal routing. The on-chip audio DACs convert the digital decoded stereo signal into analog audio. This analog audio input signal is fed via an analog audio loop back cable into the line-in of a legacy sound card. An external audio signal, that would have otherwise connected directly to the sound card, is now routed through the SAA7133HL. This analog pass-through is enabled as default by a system reset, i.e. without any driver involvement and before system set-up.

During the power-up procedure, the SAA7133HL will investigate the on-board EEPROM to load the board specific system vendor ID and board version ID into the related places of the PCI configuration space. The board vendor can store other board specific data in the EEPROM that is accessible via the I^{2}C-bus.

PCI audio and video broadcast decoder

SAA7133HL

Fig.5 Basic TV capture with BTSC and EIAJ stereo decoding.

PCI audio and video broadcast decoder

SAA7133HL

Figure 6 shows an application extension with VSB channel decoding for DTV-ATSC or peripheral MPEG encoding.

A combi-tuner, e.g. Philips NTSC tuner FM1236, provides a dedicated DTV-IF signal that can be routed directly to the channel decoder device, which converts also the decoded signal into a DTV (or BS-digital) Transport Stream (TS).

The SAA7133HL captures this TS via the dedicated peripheral interface into the configurable internal FIFO for DMA into the PCI memory space.

The packet structure is maintained in a well-defined buffer structure in the system memory, and therefore can easily be sorted (de-multiplexed) by the CPU for proper MPEG decoding.

Alternatively, an external MPEG encoder chip can be inserted into the data path. This device gets the video data in ITU-R BT.656 format and the audio data in I^2S format from the SAA7133HL and gives back the MPEG encoded program stream to the SAA7133HL.

(1) Alternatively.

Fig.6 Hybrid TV capture board with MPEG encoding or DTV channel decoder, e.g. VSB-ATSC.

PCI audio and video broadcast decoder   SAA7133HL

7.3 Software support

7.3.1 DEVICE DRIVER

A complex and powerful software packet is provided for all PCI chips from the SAA713x family. This packet includes plug-and-play driver and capture driver installations for all commonly used 32-bit Windows platforms.

All platform related drivers support the following:

- Video preview and capture interfaces
- Audio control and audio capture interfaces
- Custom application interface, that enables the development of specialized applications in cases where the published direct show Application Programmers Interface (API) may not be sufficient.

Table 9   Microsoft Operation System (MS-OS) support

MS-OS	DRIVER SUPPORT
Windows 95	Device access is contained within a VxD. The Video for Windows (VfW) capture driver interface is a 16-bit user-mode interface.
Windows NT4	Device access is contained in a kernel-mode driver. The VfW capture driver interface is a 32-bit user-mode interface.
Windows 98 and Windows ME	Device access is contained in a kernel streaming Windows Driver Model (WDM) driver. The capture driver interface is based on Microsoft 'direct show' technology.
Windows 2000	The driver is binary-compatible with the Windows 98/ME driver and validated for passing the Microsoft WHQL test for getting the Win2000 driver signature.
Windows XP	The driver is binary-compatible with the Windows 98/ME driver and validated for passing the Microsoft WHQL test for getting the WinXP driver signature.

7.3.2 SUPPORTING WDM

The WDM driver is implemented as a stream class mini-driver and provides a Kernel Streaming (KS) filter with output pins for audio, video preview, video capture and VBI, together with a crossbar for input source selection and a TV audio filter for controlling the TV sound standards. The TV tuner filter is a separate child driver and supports the control of all common Philips MK2 and MK3 tuners. The typical filter structure is shown in Fig.7.


Fig.7 WDM capture driver filters.

7.3.3 SOFTWARE DEVELOPMENT KIT FOR CUSTOMER RELATED APPLICATIONS

The SAA7133HL device is controlled by a LOW-level Hardware Abstraction Layer (HAL), contained within a device driver. This platform-independent HAL initializes and controls the device and responds to interrupts forwarded by a device driver. The HAL consists of objects representing the major device components (video and audio decoder, GPIO pins, I^{2}C-bus master) and also provides classes that can be created to represent buffers and active streams.

The driver provides operating system services and forwards interrupts to the HAL. A set of proxy services extends the HAL interface out into user-mode. This is exposed to applications in the form of a COM interface, 34COM.dll. Figure 8 shows these layers of software.

In addition to the capture driver, this API provides the whole range of functionality to control the device. This

COM based class library supports interfaces for c++ as well as for Visual Basic and provides methods to:

- Select one SAA713x device (in case that more than one device is plugged into the PC)
- Capture video into a fixed buffer (including clipping)
- Capture audio (baseband stereo input or decoded TV sound) over the PCI-bus into the memory (for PC-VCR application)
- Capture video to a stream of buffers over VBI
- Capture transport streams (MPEG data) from a channel decoder chip (OFDM, VSB, QAM) for supporting digital TV applications, or from an on-board MPEG encoder chip that is fed by the video output port of the SAA713x
- Capture raw VBI sample stream to a stream of buffers over the PCI-bus
- Access to the I^{2}C-bus master and GPIO for controlling other peripheral circuits.


Fig.8 Software layer structure.

PCI audio and video broadcast decoder

SAA7133HL

The API adapts to the different kernel-mode implementations, so that one common 34COM can be used on all Windows operating systems in the same way (see Fig.9).

The SDK for the SAA7133HL contains the detailed description of the important software components such as API documentation for streaming, I^{2}C-bus and GPIO access.

The provided sample code will introduce the user into working with this interface.

All necessary header and library files are provided.

Fig.9 Adaptation to different kernels.

7.4 PCI interface

7.4.1 PCI CONFIGURATION REGISTERS

The PCI interface of the SAA7133HL complies with the *"PCI specification 2.2"* and supports power management and Advanced Configuration and Power Interface (ACPI) as required by the *"PC Design Guide 2001"*.

The PCI specification defines a structure of the PCI configuration space that is investigated during the boot-up of the system. The configuration registers (see Table 10) hold information essential for plug-and-play, to allow system enumeration and basic device set-up without depending on the device driver, and support association of the proper software driver. Some of the configuration information is hard-wired in the device; some information is loaded during the system start-up.

The device vendor ID is hard coded to 11 31H, which is the code for Philips as registered with PCI-SIG.

The device ID is hard coded to 71 33H.

During power-up, initiated by PCI reset, the SAA7133HL fetches additional system information via the I^{2}C-bus from the on-board EEPROM, to load actual board type specific codes for the system vendor ID, sub-system ID (board version) and ACPI related parameters into the configuration registers.

Table 10 PCI configuration space registers

FUNCTION	REGISTER ADDRESS (HEX)	VALUE (HEX)	REMARK
Device vendor ID	00 and 01	11 31	for Philips
Device ID	02 and 03	71 33	for SAA7133HL
Revision ID	08	F0	or higher
Class code	09 to 0B	04 80 00	multimedia
Memory address space required	10 to 13	XXXXXXXX XXXXXXXX XXXXX000 00000000 (b)	2 kbytes; note 1
System (board) vendor ID	2C and 2D	loaded from EEPROM	
Sub-system (board version) ID	2E and 2F	loaded from EEPROM	

Note

1. X = don't care.

PCI audio and video broadcast decoder

SAA7133HL

7.4.2 ACPI AND POWER STATES

The *"PCI specification 2.2"* requires support of *"Advanced Configuration and Power Interface specification 1.0"* (ACPI); more details are defined in the *"PCI Power Management Specification 1.0"*.

The power management capabilities and power states are reported in the extended configuration space. The main purpose of ACPI and PCI power management is to tailor the power consumption of the device to the actual needs.

The SAA7133HL supports all four ACPI device power states (see Table 11).

The pin PROP_RST of the peripheral interface is switched active LOW during the PCI reset procedure, and for the duration of the D3-hot state. Peripheral devices on board of the add-on card should use the level of this signal PROP_RST to switch themselves in any power-save mode (e.g. disable device) and reset to default settings on the rising edge of signal PROP_RST. The length of signal PROP_RST is programmable.

7.4.3 DMA AND CONFIGURABLE FIFO

The SAA7133HL supports seven DMA channels to master-write captured active video, audio, raw VBI and DTV/DVB Transport Streams (TS) and MPEG streams (PS and TS) into the PCI memory. Each DMA channel contains inherently the definition of two buffers in the system address space, e.g. for odd and even fields in case of interlaced video, or two alternating buffers to capture continuous audio stream.

The DMA channels share in time and space one common FIFO pool of 256 Dwords (1024 bytes) total. It is freely configurable how much FIFO capacity is associated with which DMA channel. Furthermore, a preferred minimum burst length can be programmed, i.e. the amount of data to be collected before the request for the PCI-bus is issued. This means that latency behaviour per DMA channel can be tailored and optimized for a given application.

In the event that the FIFO of a certain channel overflows due to latency conflict on the bus, graceful overflow recovery is applied. The mount of data that gets lost because it could not be transmitted, is monitored (counted) and the PCI-bus address pointer is incremented accordingly. Thus new data will be written to the correct memory place, after the latency conflict is resolved.

Table 11 Power management table

POWER STATE	DESCRIPTION
D0	Normal operation: all functions accessible and programmable. The default setting after reset and before driver interaction (D0 un-initialized) switches most of the circuitry of the SAA7133HL into the power-down mode, effectively such as D3-hot.
D1	First step of reduced power consumption: no functional operation; program registers are not accessible, but content is maintained. Most of the circuitry of the SAA7133HL is disabled with exception of the crystal and real-time clock oscillators, so that a quick recovery from D1 to D0 is possible.
D2	Second step of reduced power consumption: no functional operation; program registers are not accessible, but content is maintained. All functional circuitry of the SAA7133HL is disabled, including the crystal and clock oscillators.
D3-hot	Lowest power consumption: no functional operation. The content of the programming registers gets lost and is set to default values when returning to D0.

Table 12 FIFO configuration: typical example

DMA	DATA STREAM	DATA RATE	FIFO SIZE PROGRAMMABLE TO	TOLERANT TO LATENCY OF
1	Y	13.5 Mbytes/s	384 bytes	28.4 µs
2	U	6.75 Mbytes/s	256 bytes	37.9 µs
3	V	6.75 Mbytes/s	256 bytes	37.9 µs
4	audio	160 kbytes/s	128 bytes	800 µs

Table 13 FIFO configuration: fastidious example

DMA	DATA STREAM	DATA RATE	FIFO SIZE PROGRAMMABLE TO	TOLERANT TO LATENCY OF
1	raw VBI	27 Mbytes/s	640 bytes	22.5 µs
	active video, unscaled YUV 4 : 2 : 2			
2	–	–	–	–
3	MPEG stream	9.5 Mbit/s	256 bytes	202.1 µs
4	audio	192 kbytes/s	128 bytes	583.3 µs

7.4.4 VIRTUAL AND PHYSICAL ADDRESSING

Most operating systems allocate memory to requesting applications for DMA as continuous ranges in virtual address space. The data flow over the PCI-bus points to physical addresses, usually not continuous and split in pages of 4 kbytes (Intel architecture, most UNIX systems, Power PC).

The association between the virtual (logic) address space and the fragmented physical address space is defined in page tables (system files); see Fig.10. The SAA7133HL incorporates hardware support (MMU) to translate virtual to physical addresses on the fly, by investigating the related page table information. This hardware support reduces the demand for real-time software interaction and interrupt requests, and therefore saves system resources.


Fig.10 MMU implementation (shown bit width indication is valid for 4 kbytes mode).

7.4.5   STATUS AND INTERRUPTS ON PCI-BUS

The SAA7133HL provides a set of status information about internal signal processing, video and audio standard detection, peripheral inputs and outputs (pins GPIO) and behaviour on the PCI-bus. This status information can be conditionally enabled to raise an interrupt on the PCI-bus, e.g. completion of a certain DMA channel or buffer, or change in a detected TV standard, or the state of peripheral devices.

The cause of an issued interrupt is reported in a dedicated register, even if the original condition has changed before the system was able to investigate the interrupt.

7.5   Analog TV standards

Analog TV signals are described in three categories of standards:

- Basic TV systems: defining frame rate, number of lines per field, levels of synchronization signals, blanking, black and white, signal bandwidth and the RF modulation scheme
- Colour transmission: defining colour coding and modulation method
- Sound and stereo: defining coding for transmission.

TV signals that are broadcasted usually conform fairly accurately to the standards. Transmission over the air or through a cable can distort the signal with noise, echoes, crosstalk or other disturbances.

Video signals from local consumer equipment, e.g. VCR, camcorder, camera, game console, or even DVD player, often do not follow the standard specification very accurately.

Playback from video tape cannot be expected to maintain correct timing, especially not during feature mode (fast forward, etc.).

Tables 14, 15 and 16 list some characteristics of the various TV standards.

The SAA7133HL decodes all colour TV standards and non-standard signals as generated by video tape recorders e.g. automatic video standard detection can be applied, with preference options for certain standards, or the decoder can be forced to a dedicated standard.

The SAA7133HL incorporates BTSC and EIAJ stereo decoding and TV mono sound decoding on chip. Baseband stereo audio can be fed into the device as analog signal.

Table 14 Overview of basic TV standards

MAIN PARAMETERS	STANDARD							UNIT
	M	N	B	G, H	I	D/K	L	
RF channel width	6	6	7	7	8	7	8	MHz
Video bandwidth	4.2	4.2	5	5	5.5	6	6	MHz
1st sound carrier	4.5, FM	4.5, FM	5.5, FM	5.5, FM	6.0, FM	6.5, FM	6.5, AM	MHz
Field rate	59.94006	50	50	50	50	50	50	Hz
Lines per frame	525	625	625	625	625	625	625	−
Line frequency	15.734	15.625	15.625	15.625	15.625	15.625	15.625	kHz
ITU clocks per line	1716	1728	1728	1728	1728	1728	1728	−
Sync, set-up level	−40, 7.5	−40, 7.5	−43, 0	−43, 0	−43, 0	−43, 0	−43, 0	IRE
Gamma correction	2.2	2.2	2.8	2.8	2.8	2.8	2.8	−
Associated colour TV standards	NTSC, PAL	PAL	PAL	PAL	PAL	SECAM, PAL	SECAM	−
Associated stereo TV sound systems	BTSC, EIAJ, A2	BTSC	dual FM, A2	NICAM	NICAM	NICAM, A2	NICAM	−
Country examples	USA, Japan, Brazil	Argentina	part of Europe, Australia	Spain, Malaysia, Singapore	UK, Northern Europe	China, Eastern Europe	France, Eastern Europe	−

PCI audio and video broadcast decoder

SAA7133HL

Table 15 TV system colour standards

MAIN PARAMETERS	NTSC M	PAL M	PAL N	PAL BGHID	SECAM LDGHK		PAL 4.4 (60 Hz)	UNIT
Field rate	59.94	59.94	50	50	50		≈60	Hz
Lines per frame	525	525	625	625	625		525	–
Chrominance subcarrier	3.580	3.576	3.582	4.434	4.406	4.250	4.434	MHz
f_{sc} to H ratio	227.5	227.25	229.25	283.75	282	272	n.a.	–
f_{sc} offset (PAL)	–	–	50	50	–	–	n.a.	Hz
Alternating phase	no	yes	yes	yes	–	–	yes	–
Country examples	USA, Japan, Asia-Pacific	Brazil	Middle and South America	Europe, Common-wealth, China	France, Eastern Europe, Africa, Middle East		VCR transcoding NTSC-tape to PAL	–

Table 16 TV stereo sound standards

MAIN PARAMETERS	ANALOG SYSTEMS				DIGITAL CODING	UNIT
	MONO	BTSC	EIAJ	A2 (DUAL FM)	NICAM	
Stereo coding scheme	–	internal carrier (mpx)		2-Carrier Systems (2CS)		–
		AM	FM	2nd FM carrier	DQPSK on FM	
2nd language	–	mono SAP on internal FM	as alternative to stereo	as alternative to stereo	mono on 1st carrier	–
De-emphasis	75	75, dbx-TV Noise Reduction system	50	50 or 75	50 or J17	μs
Audio bandwidth	15	15	15	15	15	kHz
Country examples	world-wide	USA, South America	Japan	part of Europe, Korea	part of Europe, China	–

PCI audio and video broadcast decoder

SAA7133HL

7.6   Video processing

7.6.1   ANALOG VIDEO INPUTS

The SAA7133HL provides five analog video input pins:

- Composite video signals (CVBS), from tuner or external source
- S-video signals (pairs of Y-C), e.g. from camcorder
- DTV/DVB 'low-IF' signal, from an appropriate DTV or combi-tuner.

Analog anti-alias filters are integrated on chip and therefore, no external filters are required. The device also contains automatic clamp and gain control for the video input signals, to ensure optimum utilization of the ADC conversion range. The nominal video signal amplitude is 1 V (p-p) and the gain control can adapt deviating signal levels in the range of +3 dB to −6 dB. The video inputs are digitized by two ADCs of 9-bit resolution, with a sampling rate of nominal 27 MHz (the line-locked clock) for analog video signals.

7.6.2   VIDEO SYNCHRONIZATION AND LINE-LOCKED CLOCK

The SAA7133HL recovers horizontal and vertical synchronization signals from the selected video input signal, even under extremely adverse conditions and signal distortions. Such distortions are 'noise', static or dynamic echoes from broadcast over air, crosstalk from neighbouring channels or power lines (hum), cable reflections, time base errors from video tape play-back and non-standard signal levels from consumer type video equipment (e.g. cameras, DVD).

The heart of this TV synchronization system is the generation of the Line-Locked Clock (LLC) of nominal 27 MHz, as defined by ITU-R BT.601. The LLC ensures orthogonal sampling, and always provides a regular pattern of synchronization signals, that is a fixed and well defined number of clock pulses per line. This is important for further video processing devices connected to the peripheral video port (pins GPIO). It is very effective to run under the LLC of 27 MHz, especially for on-board hardware MPEG encoding devices, since MPEG is defined on this clock and sampling frequency.

7.6.3   VIDEO DECODING AND AUTOMATIC STANDARD DETECTION

The SAA7133HL incorporates colour decoding for any analog TV signal. All colour TV standards and flavours of NTSC, PAL, SECAM and non-standard signals (VCR) are automatically recognized and decoded into luminance and chrominance components, i.e. $Y-C_B-C_R$, also known as YUV.

The video decoder of the SAA7133HL incorporates an automatic standard detection, that does not only distinguish between 50 and 60 Hz systems, but also determines the colour standard of the video input signal. Various preferences ('look first') for automatic standard detection can be chosen, or a selected standard can be forced directly.

7.6.4   ADAPTIVE COMB FILTER

The SAA7133HL applies adaptive comb filter techniques to improve the separation of luminance and chrominance components in comparison to the separation by a chroma notch filter, as used in traditional TV colour decoder technology. The comb filter compares the signals of neighbouring lines, taking into account the phase shift of the chroma subcarrier from line to line. For NTSC the signals of three adjacent lines are investigated, and in the event of PAL the comb filter taps are spread over four lines.

Comb filtering achieves higher luminance bandwidth, resulting in sharper picture and detailed resolution. Comb filtering further minimizes colour crosstalk artifacts, which would otherwise produce erroneous colours on detailed luminance structures.

The comb filter as implemented in the SAA7133HL is adaptive in two ways:

- Adaptive to transitions in the picture content
- Adaptive to non-standard signals (e.g. VCR).

The integrated digital delay lines are always exactly correct, due to the applied unique line-locked sampling scheme (LLC). Therefore the comb filter does not need to be switched off for non-standard signals and remains operating continuously.

7.6.5   MACROVISION DETECTION

The SAA7133HL detects if the decoded video signal is copy protected by the Macrovision system. The detection logic distinguishes the three levels of the copy protection as defined in rev. 7.01, and are reported as status information. The Macrovision detection works also for copy protected video signals, which contain inverted bursts but no AGC pulses and no pseudo syncs. Those signals come from some so-called Macrovision-killer boxes. The decoded video stream is not effected directly, but application software and Operation System (OS) has to ensure, that this video stream maintains tagged as 'copy protected', and such video signal would leave the system only with the reinforced copy protection. The multi-level Macrovision detection on the video capture side supports

proper TV re-encoding on the output point, e.g. by Philips TV encoders SAA712x or SAA7102.

7.6.6 VIDEO SCALING

The SAA7133HL incorporates a filter and processing unit to downscale or upscale the video picture in the horizontal and vertical dimension, and in frame rate (see Figs 11 and 12). The phase accuracy of the re-sampling process is $\frac{1}{64}$ of the original sample distance. This is equivalent to a clock jitter of less than 1 ns. The filter depth of the anti-alias filter adapts to the scaling ratio, from 10 taps horizontally for scaling ratios close to 1 : 1, to up to 74 taps for an icon sized video picture.

Most video capture applications will typically require for downscaling. But some zooming is required for conversion of ITU sampling to square pixel (SQP), or to convert the

240 lines of an NTSC field to 288 lines to comply with CCITT video phone formats.

The scaling acquisition definition also includes cropping, frame rate reduction, and defines the amount of pixels and lines to be transported through DMA over the PCI-bus.

Two programming pages are available to enable re-programming of the scaler in the 'shadow' of the running processing, without holding or disturbing the flow of the video stream. Alternatively, the two programming pages can be applied to support two video destinations or applications with different scaler settings, e.g. firstly to capture video to CPU for compression (storage, video phone), and secondly to preview the picture on the monitor screen. A separate scaling region is dedicated to capture raw VBI samples, with a specific sampling rate, and be written into its own DMA channel.

The capture acquisition for scaling and DMA has separate programming parameters for VBI and video region and associated DMA channels.

Fig.11 Scaler processing with DMA interfacing.

PCI audio and video broadcast decoder

SAA7133HL

1st field (odd, FID = 0)

VBI region, raw samples — sample rate

video region (A) - cropped

scaling

active video area

task "A"

2nd field (even, FID = 1)

VBI region, raw samples — sample rate

video region (A) - cropped

scaling

active video area

3rd field (odd, FID = 0)

VBI region, raw samples — sample rate

video region (B)
- skipped for field rate reduction

active video area

task "B"

4th field (even, FID = 1)

VBI region, raw samples — sample rate

video region - scaled down CIF

scaling

active video area

VBI DMA

1st buffer (A)

2nd buffer (A)

3rd buffer (B)

4th buffer (B)

video DMA (A)
e.g. interlaced

1st buffer (upper field)

2nd buffer (lower field)

video DMA (B)
e.g. single FID

1st buffer

2nd buffer
(next frame)

MHB998

alternating processing task A/B

Two video capture tasks can be processed in an alternating manner, without
need to reprogram any scaling parameters or DMA definition.

Fig.12 Example of scaler task processing with DMA interfacing.

7.6.7 VBI DATA

The Vertical Blanking Interval (VBI) is often utilized to transport data over analog video broadcast. Such data can closely relate to the actual video stream, or just be general data (e.g. news). Some examples for VBI data types are:

- Closed Caption (CC) for the hearing impaired (CC, on line 21 of first field)
- Intercast data [in US coded in North-American Broadcast Text System (NABTS) format, in Europe in World Standard Teletext (WST)], to transmit internet related services, optionally associated with actual video program content
- Teletext, transporting news services and broadcast related information, Electronic Program Guide (EPG), widely used in Europe (coded in WST format)
- EPG, broadcaster specific program and schedule information, sometimes with proprietary coding scheme (pay service), usually carried on NABTS, WST, Video Programming Service (VPS), or proprietary data coding format
- Video Time Codes (VTC) as inserted in camcorders e.g. use for video editing
- Copy Guard Management System (CGMS) codes, to indicate copy protected video material, sometimes combined with format information [Wide Screen Signalling (WSS)].

This information is coded in the unused lines of the vertical blanking interval, between the vertical sync pulse and the active visible video picture. So-called full-field data transmission is also possible, utilizing all video lines for data coding.

The SAA7133HL supports capture of VBI data by the definition of a VBI region to be captured as raw VBI samples, that will be sliced and decoded by software on the host CPU. The raw sample stream is taken directly from the ADC and is not processed or filtered by the video decoder. The sampling rate of raw VBI can be adjusted to the needs of the data slicing software.

7.6.8 SIGNAL LEVELS AND COLOUR SPACE

Analog TV video signals are decoded into its components luminance and colour difference signals (YUV) or in its digital form Y-C_B-C_R. ITU-R BT.601 defines 720 pixels along the line (corresponding to a sampling rate of 27 MHz divided by two), and a certain relationship from level to number range (see Fig.13).

The video components do not use the entire number range, but leave some margin for overshoots and intermediate values during processing. For the raw VBI samples there is no official specification how to code, but it is common practice to reserve the lower quarter of the number range for the sync, and to leave some room for overmodulation beyond the nominal white amplitude (see Fig.14).

The automatic clamp and gain control at the video input, together with the automatic chroma gain control of the SAA7133HL, ensures that the video components stream at the output comply to the standard levels. Beyond that additional brightness, contrast, saturation and hue control can be applied to satisfy special needs of a given application. The raw VBI samples can be adjusted independent of the active video.

The SAA7133HL incorporates the YUV-to-RGB matrix (optional), the RGB-to-YUV matrix and a three channel look-up table in between (see Fig.15). Under nominal settings, the RGB space will use the same number range as defined by the ITU and shown in Fig.13a for luminance, between 16 and 235. As graphic related applications are based on full-scale RGB, i.e. 0 to 255, the range can be stretched by applying appropriate brightness, contrast and saturation values. The look-up table supports gamma correction (freely definable), and allows other non-linear signal transformation such as black stretching.

The analog TV signal applies a quite strong gamma pre-compensation (2.2 for NTSC and 2.8 for PAL). As computer monitors exhibit a gamma (around 2.5), the difference between gamma pre-compensation and actual screen gamma has to be corrected, to achieve best contrast and colour impression.

The SAA7133HL offers a multitude of formats to write video streams over the PCI-bus: YUV and RGB colour space, 15-bit, 16-bit, 24-bit and 32-bit representation, packed and planar formats. For legacy requirements (VfW) a clipping procedure is implemented, that allows the definition of 8 overlay rectangles. This process can alternatively be used to associate 'alpha' values to the video pixels.

a. Y output range.

b. U output range (C_B).

c. V output range (C_R).

Fig.13 Nominal digital levels for YUV (Y, C_B and C_R) in accordance with ITU-R BT.601.

a. Sources containing 7.5 IRE black
    level offset (e.g. NTSC M).

b. Sources not containing black
    level offset.

Fig.14 Nominal digital levels for CVBS and raw VBI samples.

Fig.15 Colour space conversion and look-up table.

7.6.9 VIDEO PORT, ITU AND VIP CODES

The decoded and/or scaled video stream can be captured via PCI-DMA to the system memory, and/or can be made available locally through the video side port (VP), using some of the GPIO pins. Two types of applications are intended:

• Streaming real-time video to a video side port at the VGA card, e.g. via ribbon cable over the top

• Feeding video stream to a local MPEG compression device on the same PCI board, e.g. for a time shift viewing application.

The video port of the SAA7133HL supports the following 8 and 16-bit wide YUV video signalling standards (see Table 6):

• VMI: 8-bit wide data stream, clocked by LLC = 27 MHz, with discrete sync signals HSYNC, VSYNC and VACTIVE

• ITU-R BT.656, parallel: 8-bit wide data stream, clocked by LLC = 27 MHz, synchronization coded in SAV and EAV codes

• VIP 1.1 and 2.0: 8-bit or 16-bit wide data stream, clocked by LLC = 27 MHz, synchronization coded in SAV and EAV codes (with VIP extensions)

• Zoom Video (ZV): 16-bit wide pixel stream, clocked by LLC/2 = 13.5 MHz, with discrete sync signals HSYNC and VSYNC

• ITU-R BT.601 direct (DMSD): 16-bit wide pixel stream, clocked by LLC = 27 MHz, with discrete sync signals HSYNC, VSYNC/FID and CREF

• Raw DTV/DVB sample stream: 9-bit wide data, clocked with a copy of signal X_CLK_IN.

The VIP standard is designed to transport scaled video and discontinuous data stream by allowing the insertion of '00' as marker for empty clock cycles. For the other video port standards, a data valid flag or gated clock can be applied.

7.7 TV sound

7.7.1 TV SOUND STEREO DECODING

The SAA7133 HL incorporates TV sound decoding from the Sound Intermediate Frequency (SIF) signal. The analog SIF signal is taken from the tuner, digitized and digitally FM or AM demodulated. If one of the supported TV sound standards is found (BTSC, EIAJ, mono), the pilot tone is investigated (mono, stereo, dual) and the signal is properly stereo or dual decoded.

The SAA7133HL supports the stereo audio standards BTSC (+SAP) and EIAJ and all mono standards on-chip. dbx-TV Noise Reduction and de-emphasis filters are also integrated.

The digital FM demodulation maintains stable phase accuracy, resulting into improved channel separation, compared to traditional analog demodulation. TV sound decoding operates at a 32 kHz sample rate, resulting in an audio bandwidth of up to 15 kHz.

The SAA7133HL incorporates baseband stereo audio ADCs, to capture sound signals associated with external video sources, e.g. camera, camcorder or VCR.

PCI audio and video broadcast decoder   SAA7133HL

For concurrent capture of audio and video signals, it is important to maintain synchronization between the two streams. The spoken word and other sound should match the displayed picture within a video frame ($^1/_{30}$ s respectively $^1/_{25}$ s 'lip-sync'). The SAA7133HL has special means to lock the audio sampling clock to the video frame frequency (FLC), so that a programmable but constant number of audio samples is associated with each video frame. This is especially important for video editing, compression and recording, e.g. time shift viewing. There is no drift between the audio and video streams, not even for longer recording times.

Table 17 TV sound decoding, supported feature processing and sampling rate

SUPPORTED FUNCTION	INPUT AND SOUND STANDARD					
	SIF FROM TUNER				BASEBAND AUDIO	
	BTSC	EIAJ	FM RADIO	OTHER AM/FM	L OR R	L AND R
Decoding	mono or stereo and SAP[1]	mono or stereo or dual	mono or stereo	mono	mono or $2 \times$ mono	stereo
Analog audio output to loop back cable	mono or stereo or SAP	mono or stereo or dual	mono or stereo	mono	mono or $2 \times$ mono	stereo[2]
I^{2}S output						
Signal	mono or stereo or SAP	mono or stereo or dual	mono or stereo	mono	mono or $2 \times$ mono	stereo
Sample rate	32 kHz				32, 44.1 or 48 kHz	
PCI (audio streaming)						
Signal	mono or stereo and/or SAP	mono or stereo or dual	mono or stereo	mono	mono or $2 \times$ mono	stereo
Sample rate	32 kHz	32 or 48 kHz			32, 44.1 or 48 kHz	
Feature processing						
Volume and balance	X	X	X	X	X	X
Bass and treble	X	X	X	X	X	X
Incredible Stereo	X	X	X	–	–	X
Incredible Mono	if SAP	either of dual	–	X	X	–

Notes

1. Simultaneous decoding of stereo and SAP. dbx-TV Noise Reduction either on stereo or on SAP.

2. Default pass-through of L1 and R1.

7.7.2 ADDITIONAL AUDIO FEATURES

The SAA7133HL provides several audio control and enhancement features, like

- Bass, treble, balance and volume control
- Automatic volume levelling (this algorithm lowers louder parts, e.g. commercials)
- Incredible Mono (this algorithm adds stereo-like sound impression to monaural audio signals)
- Incredible Stereo (this algorithm makes stereo sound impression 'wider'. The distance between the two loudspeakers seems to become larger)
- FM radio stereo decoding.

7.7.3 AUDIO INTERFACES

The SIF input can handle the sound subcarrier signal from the tuner. Baseband audio signals can be captured through the stereo line-in inputs LEFT1, RIGHT1, LEFT2 and RIGHT2 or the I^2S-bus input.

The decoded and possibly enhanced digital audio stream can be captured through dedicated DMA into the PCI memory space, or to the output in I^2S-bus format, e.g. to a peripheral digital sound amplifier. The third way is to re-convert the audio signal to analog via the integrated audio stereo DACs and feed it directly through the loop back cable to the sound card or to headphones for local monitoring.

A master clock output (A_CLK_master) for synchronous clocking of external devices is available via a GPIO output. The audio block is also able to work synchronously to an external audio reference clock (A_REF_CLK).

7.7.4 DEFAULT ANALOG AUDIO PASS-THROUGH AND LOOP BACK CABLE

Most operating systems are prepared to deal with audio input at only one single entry point, namely at the sound card function. Therefore the sound associated with video has to get routed through the sound card.

The SAA7133HL supports analog audio pass-through and the loop back cable on-chip. No external components are required. The audio signal, that was otherwise connected to the sound card line-in, e.g. analog sound from a CD-ROM drive, has to be connected to one of the inputs of the SAA7133HL. By default, after a system reset and without involvement of any driver, this audio signal is passed through to the analog audio output pins, that will feed the loop back cable to the sound card line-in connector. The AV capture driver has to open the default pass-through and switch in the TV sound signal by will.

7.8 DTV/DVB channel decoding and MPEG TS or PS capture

The SAA7133HL also supports application extension to cover the reception of digital TV broadcast [DTV/ATSC, DVB (T/C/S) or BS-digital]. The low IF signal from a hybrid tuner is fed to a peripheral channel decoder, to decode it into the transport stream. This TS, accompanied by a clock and handshake signals [Start Of Packet (SOP), etc.] can be captured by the SAA7133HL, in serial or parallel format. The TS packets are written in a structured way in dedicated DMA definition into the PCI memory space. Toggling between two DMA buffers is supported automatically.

The SAA7133HL supports also capturing of MPEG elementary and program streams. This expands the connectivity to MPEG encoders like the Philips SAA6752HS or similar devices.

7.9 Control of peripheral devices

7.9.1 I^2C-BUS MASTER

The SAA7133HL incorporates an I^2C-bus master to set-up and control peripheral devices such as tuner, DTV/DVB channel decoder, audio DSP co-processors, etc. The I^2C-bus interface itself is controlled from the PCI-bus on a command level, reading and writing byte by byte. The actual I^2C-bus status is reported (status register) and, as an option, can raise error interrupts on the PCI-bus.

At PCI reset time, the I^2C-bus master receives board specific information from the on-board EEPROM to update the PCI configuration registers.

The I^2C-bus interface is multi-master capable and can assume slave operation too. This allows application of the device in the stand-alone mode, i.e. with the PCI-bus not connected. Under the slave mode, all internal programming registers can be reached via the I^2C-bus with exception of the PCI configuration space.

7.9.2 PROPAGATE RESET

The PCI system reset and ACPI power management state D3 is propagated to peripheral devices by the dedicated pin $\overline{PROP\_RST}$. This signal is switched to active LOW by reset and D3, and is only switched HIGH under control of the device driver 'by will'. The intention is that peripheral devices will use signal $\overline{PROP\_RST}$ as Chip-Enable (CE). The peripheral devices should enter a low power consumption state if pin $\overline{PROP\_RST}$ = LOW, and reset into default setting at the rising edge.

7.9.3 GPIO

The SAA7133HL offers a set of General Purpose Input/Output (GPIO) pins, to interface to on-board peripheral circuits; see also Table 6. These GPIOs are intended to take over dedicated functions:

- Digital video port output: 8-bit or 16-bit wide (including raw DTV)
- Digital audio serial output: i.e. I^2S-bus output
- Transport stream input:
  - parallel (also applicable for program stream and elementary stream)
  - serial (also applicable as I^2S-bus input)

PCI audio and video broadcast decoder

SAA7133HL

- Peripheral interrupt input: four GPIO pins of the SAA7133HL can be enabled to raise an interrupt on the PCI-bus. By this means, peripheral devices can directly intercept with the device driver on changed status or error conditions.

Any GPIO pin that is not used for a dedicated function is available for direct read and write access via the PCI-bus. Any GPIO pin can be selected individually as input or output (masked write). By these means, very tailored interfacing to peripheral devices can be created via the SAA7133HL capture driver running on Windows operating systems.

At system reset (PCI reset) all GPIO pins will be set to 3-state and input, and the logic level present on the GPIO pins at that moment will be saved into a special 'strap' register. All GPIO pins have an internal pull-down resistor (LOW level), but can be strapped externally with a 4.7 kΩ resistor to the supply voltage (HIGH level). The device driver can investigate the strap register for information about the hardware configuration of a given board.

8 BOUNDARY SCAN TEST

The SAA7133HL has built-in logic and five dedicated pins to support boundary scan testing which allows board testing without special hardware (nails). The SAA7133HL follows the *"IEEE Std. 1149.1 - Standard Test Access Port and Boundary - Scan Architecture"* set by the Joint Test Action Group (JTAG) chaired by Philips.

The 5 special pins are: Test Mode Select (TMS), Test Clock (TCK), Test Reset ($\overline{TRST}$), Test Data Input (TDI) and Test Data Output (TDO).

The Boundary Scan Test (BST) functions BYPASS, EXTEST, SAMPLE, CLAMP and IDCODE are all supported (see Table 18). Details about the JTAG

BST-test can be found in the specification *"IEEE Std. 1149.1"*. A file containing the detailed Boundary Scan Description Language (BSDL) description of the SAA7133HL is available on request.

8.1 Initialization of boundary scan circuit

The Test Access Port (TAP) controller of an IC should be in the reset state (TEST_LOGIC_RESET) when the IC is in the functional mode. This reset state also forces the instruction register into a functional instruction such as IDCODE or BYPASS.

To solve the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the TEST_LOGIC_RESET state if pin $\overline{TRST}$ is at LOW level.

8.2 Device identification codes

When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected internally between pins TDI and TDO of the IC. The identification register will load a component specific code during the CAPTURE_DATA_REGISTER state of the TAP controller and this code can subsequently be shifted out. At board level, this code can be used to verify component manufacturer, type and version number. The device identification register contains 32 bits, numbered 31 to 0, where bit 31 is the most significant bit (nearest to TDI) and bit 0 is the least significant bit (nearest to TDO) (see Fig.16).

A device identification register is specified in *"IEEE Std. 1149.1b-1994"*. It is a 32-bit register which contains fields for the specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the possibility to check for the correct ICs mounted after production and determination of the version number of ICs during field service.

Table 18 BST instructions supported by the SAA7133HL

| INSTRUCTION	DESCRIPTION
BYPASS	This mandatory instruction provides a minimum length serial path (1 bit) between pins TDI and TDO when no test operation of the component is required.
EXTEST	This mandatory instruction allows testing of off-chip circuitry and board level interconnections.
SAMPLE	This mandatory instruction can be used to take a sample of the inputs during normal operation of the component. It can also be used to preload data values into the latched outputs of the boundary scan register.
CLAMP	This optional instruction is useful for testing when not all ICs have BST. This instruction addresses the bypass register while the boundary scan register is in external test mode.
IDCODE	This optional instruction will provide information on the components manufacturer, part number and version number.

PCI audio and video broadcast decoder

SAA7133HL

Fig.16 32 bits of identification code.

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); all ground pins connected together and grounded (0 V); all supply pins connected together.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DDD}	digital supply voltage		−0.5	+4.6	V
V_{DDA}	analog supply voltage		−0.5	+4.6	V
ΔV_{SS}	voltage difference between pins V_{SSA} and V_{SSD}		−	100	mV
V_{IA}	input voltage at analog inputs		−0.5	+4.6	V
$V_{I(n)}$	input voltage at pins XTALI, SDA and SCL		−0.5	V_{DDD} + 0.5	V
V_{ID}	input voltage at digital I/O stages	outputs in 3-state; −0.5 V < V_{DDD} < 3.0 V	−0.5	+4.6	V
		outputs in 3-state; 3.0 V < V_{DDD} < 3.6 V	−0.5	+5.5	V
T_{stg}	storage temperature		−65	+150	°C
T_{amb}	ambient temperature		0	70	°C
V_{esd}	electrostatic discharge voltage	note 1	−250	+200	V
		note 2	−3500	+3500	V

Notes

1. Machine model: L = 0.75 μH, C = 200 pF and R = 0 Ω.

2. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor.

10 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	30.7[1]	K/W

Note

1. The overall $R_{th(j-a)}$ value can differ between 35 K/W and 30 K/W depending on the board layout. To minimize the effective $R_{th(j-a)}$ all power and ground pins must be connected to the power and ground layers directly. An ample copper area direct under the SAA7133HL with a number of through-hole plating, which connect to the ground layer (four-layer board: second layer), can also reduce the effective $R_{th(j-a)}$. Please do not use any solder-stop varnish under the chip. In addition the usage of soldering glue with a high thermal conductance after curing is recommended.

PCI audio and video broadcast decoder

SAA7133HL

11 CHARACTERISTICS

For minimum and maximum values: V_{DDD} = 3.0 to 3.6 V; V_{DDA} = 3.0 to 3.6 V; T_{amb} = 0 to 70 °C;

for typical values: V_{DDD} = 3.3 V; V_{DDA} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V_{DDD}	digital supply voltage		3.0	3.3	3.6	V
V_{DDA}	analog supply voltage		3.0	3.3	3.6	V
P	power dissipation	power state				
		D0 for typical application	–	1.35	1.6	W
		D0 after reset	–	0.15	–	W
		D1	–	0.2	–	W
		D2	–	0.15	–	W
		D3-hot	–	–	0.02	W
Crystal oscillator						
$f_{xtal(nom)}$	nominal crystal frequency	crystal 1; see Table 19	–	32.11	–	MHz
		crystal 2; see Table 19	–	24.576	–	MHz
$\Delta f_{xtal(n)}$	permissible nominal frequency deviation		–	–	$\pm 70 \times 10^{-6}$	
f_{xtal}	oscillator frequency range		24	32.11	33	MHz
P_{drive}	crystal power level of drive at pin XTALO		–	0.5	–	mW
t_j	oscillator clock jitter		–	–	± 100	ps
$V_{IH(XTALI)}$	HIGH-level input voltage at pin XTALI		2	–	V_{DDD} + 0.3	V
$V_{IL(XTALI)}$	LOW-level input voltage at pin XTALI		–0.3	–	+0.8	V
PCI-bus inputs and outputs						
V_{IH}	HIGH-level input voltage		2	–	5.75	V
V_{IL}	LOW-level input voltage		–0.5	–	+0.8	V
I_{LIH}	HIGH-level input leakage current	V_I = 2.7 V; note 1	–	–	10	µA
I_{LIL}	LOW-level input leakage current	V_I = 0.5 V; note 1	–	–	–10	µA
V_{OH}	HIGH-level output voltage	I_O = –2 mA	2.4	–	–	V
V_{OL}	LOW-level output voltage	I_O = 3 or 6 mA; note 2	–	–	0.55	V
C_i	input capacitance at					
	pin PCI_CLK		5	–	12	pF
	pin IDSEL		–	–	8	pF
	other input pins		–	–	10	pF
SR_r	output rise slew rate	0.4 to 2.4 V; note 3	1	–	5	V/ns
SR_f	output fall slew rate	2.4 to 0.4 V; note 3	1	–	5	V/ns

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{val}	CLK to signal valid delay	see Fig.17; note 4				
		bused signals	2	–	11	ns
		point-to-point signals	2	–	12	ns
t_{on}	float-to-active delay	see Fig.17; note 5	2	–	–	ns
t_{off}	active-to-float delay	see Fig.17; note 5	–	–	28	ns
t_{su}	input set-up time to CLK	see Fig.17; note 4				
		bused signals	7	–	–	ns
		point-to-point signals	10 (12)	–	–	ns
t_h	input hold time from CLK	see Fig.17	0	–	–	ns
$t_{rst(CLK)}$	reset active time after CLK stable	note 6	100	–	–	µs
$t_{rst(off)}$	reset active to output float delay	notes 5, 6 and 7	–	–	40	ns
I²C-bus interface, compatible to 3.3 and 5 V signalling (pins SDA and SCL)						
f_{bit}	bit frequency rate		0	–	400	kbits/s
V_{IL}	LOW-level input voltage	note 8	–0.5	–	$0.3V_{DD(I2C)}$	V
V_{IH}	HIGH-level input voltage	note 8	$0.7V_{DD(I2C)}$	–	$V_{DD(I2C)} + 0.5$	V
V_{OL}	LOW-level output voltage	$I_{o(sink)}$ = 3 mA	–	–	0.4	V
Analog video inputs						
INPUTS (PINS CV0 TO CV4)						
I_{clamp}	clamping current	DC input voltage V_I = 0.9 V	–	±8	–	µA
$V_{i(p-p)}$	input voltage (peak-to-peak value)	note 9	0.375	0.75	1.07	V
C_i	input capacitance		–	–	10	pF
9-BIT ANALOG-TO-DIGITAL CONVERTERS						
α_{cs}	channel crosstalk	f_i < 5 MHz	–	–	–50	dB
B	analog bandwidth	at −3 dB; ADC only; note 10	–	7	–	MHz
ϕ_{dif}	differential phase	amplifier plus anti-alias filter bypassed	–	2	–	deg
G_{dif}	differential gain	amplifier plus anti-alias filter bypassed	–	2	–	%
$LE_{DC(d)}$	DC differential linearity error		–	1.4	–	LSB
$LE_{DC(i)}$	DC integral linearity error		–	2	–	LSB
S/N	signal-to-noise ratio	f_i = 4 MHz; anti-alias filter bypassed; AGC = 0 dB	–	50	–	dB
ENOB	effective number of bits	f_i = 4 MHz; anti-alias filter bypassed; AGC = 0 dB	–	8	–	bit

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog sound input (pin SIF)						
$V_{i(max)(p-p)}$	maximum input voltage (peak-to-peak value)	input level adjustment at 0 dB	–	941	–	mV
		input level adjustment at −10 dB	–	2976	–	mV
$V_{i(min)(p-p)}$	minimum input voltage for lower limit of AGC (peak-to-peak value)	input level adjustment at 0 dB	–	59	–	mV
		input level adjustment at −10 dB	–	188	–	mV
AGC	AGC range of sound input	in addition to 0 and −10 dB switch	–	24	–	dB
f_i	input frequency		3	–	12	MHz
R_i	input resistance	default pre-gain selection for pin SIF (0 dB)	10	–	–	kΩ
C_i	input capacitance		–	7.5	11	pF
Analog audio inputs (pins LEFT1, RIGHT1, LEFT2 and RIGHT2) and outputs (pins OUT_LEFT and OUT_RIGHT)						
$V_{i(nom)(rms)}$	nominal input voltage (RMS value)	note 11	–	200	–	mV
$V_{i(max)(rms)}$	maximum input voltage (RMS value)	THD < 3%; note 12	–	1	2	V
$V_{o(nom)(rms)}$	nominal output voltage (RMS value)	note 11	–	180	–	mV
$V_{o(max)(rms)}$	maximum output voltage (RMS value)	THD < 3%	–	1	–	V
R_i	input resistance	$V_{i(max)}$ = 1 V (RMS)	–	145	–	kΩ
		$V_{i(max)}$ = 2 V (RMS)	–	48	–	kΩ
R_o	output resistance		150	250	375	Ω
$R_{L(AC)}$	AC load resistance		10	–	–	kΩ
C_L	output load capacitance		–	–	12	nF
$V_{offset(DC)}$	static DC offset voltage		–	10	30	mV
THD + N	total harmonic distortion-plus-noise	$V_i = V_o$ = 1 V (RMS); f_i = 1 kHz; bandwidth B = 20 Hz to 20 kHz	–	0.1	0.3	%
S/N	signal-to-noise ratio	reference voltage V_o = 1 V (RMS); f_i = 1 kHz; *"ITU-R BS.468"* weighted; quasi peak	70	75	–	dB
α_{ct}	crosstalk attenuation	between any analog input pairs; f_i = 1 kHz	60	–	–	dB
α_{cs}	channel separation	between left and right of each input pair	60	–	–	dB

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Sound demodulator performance; note 13						
AUDIO AM MONO CHARACTERISTICS (DDEP STANDARD CODE = 10)						
S/N_{AM}	AM demodulator signal-to-noise ratio	AM carrier 6.5 MHz; 54% AM; f_i = 1 kHz; second SIF AGC off; *"ITU-R BS.468"* weighted; quasi peak	–	47	–	dB
$THD + N_{AM}$	total harmonic distortion-plus-noise of AM demodulator	AM carrier 6.5 MHz; 54% AM; f_i = 1 kHz; second SIF AGC off; *"ITU-R BS.468"* weighted; quasi peak	–	0.43	–	%
$G_{resp(AM)}$	AM frequency response from 20 Hz to 15 kHz	reference f = 1 kHz; no clipping	–	−0.5 to +0.1	–	dB
AUDIO M STANDARD BTSC CHARACTERISTICS (DDEP STANDARD CODE = 13)						
S/N_{BTSC}	BTSC decoder output signal-to-noise ratio	BTSC stereo with L or R only; 100% modulation; f_i = 1 kHz; unweighted RMS	–	77	–	dB
$THD + N_{BTSC}$	total harmonic distortion-plus-noise of BTSC decoder output	BTSC stereo with L or R only; 100% modulation; f_i = 1 kHz; unweighted RMS	–	0.23	–	%
S/N_{SAP}	SAP decoder output signal-to-noise ratio	100% modulation; f_i = 1 kHz; compromise de-emphasis (SAPDBX = 0); bandwidth B = 0 to 15 kHz; unweighted RMS	–	59	–	dB
$THD + N_{SAP}$	total harmonic distortion-plus-noise of SAP decoder output	100% modulation; f_i = 1 kHz; compromise de-emphasis (SAPDBX = 0); bandwidth B = 0 to 15 kHz; unweighted RMS	–	0.27	–	%
α_{ct}	crosstalk attenuation	1 kHz L or R or SAP; 100% modulation; spectral at 1 kHz				
		BTSC to SAP	–	>80	–	dB
		SAP to BTSC	–	>80	–	dB
$\alpha_{cs(stereo)}$	BTSC stereo channel separation	L or R only; 50 Hz to 10 kHz				
		10% EIM	–	≥32	–	dB
		1 to 66% EIM	–	≥27	–	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$G_{resp(BTSC)}$	BTSC frequency response	30% modulation; reference f = 1 kHz				
		stereo; L or R only	–	–0.4 to +1.5	–	dB
		mono; L = R	–	–0.2 to +0.04	–	dB
AUDIO M STANDARD EIAJ CHARACTERISTICS (DDEP STANDARD CODE = 14)						
S/N_{EIAJ}	EIAJ decoder output signal-to-noise ratio	EIAJ stereo with L or R; 100% modulation; f_i = 1 kHz; unweighted RMS	–	61	–	dB
$THD + N_{EIAJ}$	total harmonic distortion-plus-noise of EIAJ decoder output	EIAJ stereo with L or R; 100% modulation; f_i = 1 kHz; unweighted RMS	–	0.17	–	%
S/N_{SUB}	EIAJ sub-channel decoder output signal-to-noise ratio	EIAJ dual; 100% modulation; f_i = 1 kHz; unweighted RMS	–	59	–	dB
$THD + N_{SUB}$	total harmonic distortion-plus-noise of EIAJ sub-channel decoder output	EIAJ dual; 100% modulation; f_i = 1 kHz; unweighted RMS	–	0.8	–	%
α_{ct}	EIAJ dual crosstalk attenuation	100% modulation; f_i = 1 kHz				
		main to sub-channel	–	80	–	dB
		sub to main channel	–	80	–	dB
$\alpha_{cs(stereo)}$	EIAJ stereo channel separation	50% modulation; selective RMS; L or R				
		100 Hz to 5 kHz	–	38	–	dB
		50 Hz to 8 kHz	–	28	–	dB
$G_{resp(EIAJ)}$	EIAJ frequency response from 20 Hz to 12 kHz	EIAJ stereo; 15% modulation; reference f = 1 kHz	–	–0.9 to +0.1	–	dB
AUDIO FM RADIO CHARACTERISTICS (DDEP STANDARD CODE = 15 TO 18)						
S/N_{radio}	FM radio decoder output signal-to-noise ratio	FM radio stereo with L or R only; 10.7 MHz carrier; 100% modulation; f_i = 1 kHz; 75 µs de-emphasis; unweighted RMS	–	55	–	dB

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$THD + N_{radio}$	total harmonic distortion-plus-noise of FM radio decoder output	FM radio stereo with L or R only; 10.7 MHz carrier; 100% modulation; $f_i = 1$ kHz; 75 μs de-emphasis; unweighted RMS	–	0.2	–	%
$\alpha_{cs(stereo)}$	FM radio stereo channel separation	60% modulation; selective RMS; pre-emphasis off; 100 Hz to 14 kHz	–	45 to 55	–	dB
$G_{resp(radio)}$	FM radio frequency response from 20 Hz to 15 kHz	FM radio stereo; 10.7 MHz carrier; 75 μs de-emphasis; 30% modulation; reference f = 1 kHz	–	–0.2 to +0.4	–	dB
AUDIO IDENTIFICATION OF EIAJ MONO/STEREO (JAPANESE) STANDARDS						
m_{pilot}	modulation degree of pilot tone	nominal pilot level and identification frequency; no overmodulation				
		European system	–	10	–	%
		Japanese system	–	21	–	%
$f_{ident(EIAJ)}$	identification frequency window	M standard (EIAJ) stereo; slow mode	–	981.9 to 983.0	–	Hz
		M standard (EIAJ) stereo; fast mode	–	979.7 to 985.1	–	Hz
		M standard (EIAJ) dual; slow mode	–	921.8 to 923.0	–	Hz
		M standard (EIAJ) dual; fast mode	–	919.3 to 925.8	–	Hz
t_{ident}	total identification time on or off	slow mode	–	2	–	s
		fast mode	–	0.5	–	s
AUDIO AUTOMATIC STANDARD DETECTION (ASD) TIMING; STDSEL = 1DH						
$t_{ASD(mono)}$	time to auto-detect mono sound standard	default threshold settings	–	65	–	ms
$t_{ASD(stereo)}$	time to auto-detect stereo or multi-channel sound standard	BTSC stereo	–	0.25	–	s
		BTSC SAP	–	0.3	–	s
		EIAJ	–	0.5	–	s

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
All digital I/Os: GPIO pins and BST test pins (5 V tolerant)						
Pins GPIO0 to GPIO23, V_CLK, GPIO25 to GPIO27, TDI, TDO, TMS, TCK and $\overline{TRST}$						
V_{IH}	HIGH-level input voltage		2.0	–	5.5	V
V_{IL}	LOW-level input voltage		−0.3	–	+0.8	V
I_{LI}	input leakage current		–	–	1	µA
$I_{L(I/O)}$	I/O leakage current	3.3 V signal levels at $V_{DDD} \geq 3.3$ V	–	–	10	µA
C_i	input capacitance	I/O at high-impedance	–	–	8	pF
R_{pd}	pull-down resistance	$V_I = V_{DDD}$	–	50	–	kΩ
R_{pu}	pull-up resistance	$V_I = 0$	–	50	–	kΩ
V_{OH}	HIGH-level output voltage	$I_O = -2$ mA	2.4	–	$V_{DDD} + 0.5$	V
V_{OL}	LOW-level output voltage	$I_O = 2$ mA	0	–	0.4	V
Audio-video port outputs (digital video stream from comb filter decoder or scaler, digital audio from sound decoder or baseband audio inputs via I²S-bus)						
LLC and LLC2 clock output on pin V_CLK (see Fig.18)						
C_L	load capacitance		15	–	50	pF
T_{cy}	cycle time	LLC active	35	–	39	ns
		LLC2 active	70	–	78	ns
δ	duty factor	$C_L = 40$ pF; note 14				
		LCC active	35	–	65	%
		LCC2 active	35	–	65	%
t_r	rise time	0.4 to 2.4 V	–	–	5	ns
t_f	fall time	2.4 to 0.4 V	–	–	5	ns
Video data output with respect to signal V_CLK on pins GPIO0 to GPIO17, GPIO22 and GPIO23 (see Fig.18)						
C_L	load capacitance		15	–	50	pF
t_h	data hold time	notes 15 and 16				
		LLC active	5	–	–	ns
		LLC2 active	15	–	–	ns
t_{PD}	propagation delay from positive edge of signal V_CLK	notes 15 and 16				
		LLC active	–	–	28	ns
		LLC2 active	–	–	55	ns
Raw DTV/DVB outputs (reuse of video ADCs in DVB/TV applications)						
Clock input signal X_CLK_IN on pin GPIO18						
T_{cy}	cycle time		27.8	37	333	ns
δ	duty factor	note 14	40	50	60	%
t_r	rise time	0.8 to 2.0 V	–	–	5	ns
t_f	fall time	2.0 to 0.8 V	–	–	5	ns
Clock output signal ADC_CLK on pin V_CLK						
C_L	load capacitance		–	–	25	pF

PCI audio and video broadcast decoder

SAA7133HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T_{cy}	cycle time		27.8	–	–	ns
δ	duty factor	C_L = 40 pF; note 14	40	–	60	%
t_r	rise time	0.4 to 2.4 V	–	–	5	ns
t_f	fall time	2.4 to 0.4 V	–	–	5	ns
VSB DATA OUTPUT SIGNALS WITH RESPECT TO SIGNAL ADC_CLK						
C_L	load capacitance		25	–	50	pF
t_h	data hold time	inverted and not delayed; note 15	5	–	–	ns
t_{PD}	propagation delay from positive edge of signal ADC_CLK	inverted and not delayed; notes 15 and 17	–	–	23	ns
TS capture inputs with parallel transport streaming (TS-P); e.g. DVB applications						
CLOCK INPUT SIGNAL TS_CLK ON PIN GPIO20 (see Fig.19)						
T_{cy}	cycle time		–	333	–	ns
δ	duty factor	note 14	40	–	60	%
t_r	rise time	0.8 to 2.0 V	–	–	5	ns
t_f	fall time	2.0 to 0.8 V	–	–	5	ns
DATA AND CONTROL INPUT SIGNALS ON TS-P PORT (WITH RESPECT TO SIGNAL TS_CLK) ON PINS GPIO0 TO GPIO7, GPIO16, GPIO19 AND GPIO22 (see Fig.19)						
$t_{su(D)}$	input data set-up time		3	–	–	ns
$t_{h(D)}$	input data hold time		8	–	–	ns
TS capture inputs with serial transport streaming (TS-S); e.g. DVB applications						
CLOCK INPUT SIGNAL TS_CLK ON PIN GPIO20 (see Fig.19)						
T_{cy}	cycle time		37	–	–	ns
δ	duty factor	note 14	40	–	60	%
t_r	rise time	0.8 to 2.0 V	–	–	5	ns
t_f	fall time	2.0 to 0.8 V	–	–	5	ns
DATA AND CONTROL INPUT SIGNALS ON TS-S PORT (WITH RESPECT TO SIGNAL TS_CLK) ON PINS GPIO16, GPIO19, GPIO21 AND GPIO22 (see Fig.19)						
$t_{su(D)}$	input data set-up time		3	–	–	ns
$t_{h(D)}$	input data hold time		8	–	–	ns

Notes

1. Input leakage currents include high-impedance output leakage for all bidirectional buffers with 3-state outputs.

2. Pins without pull-up resistors must have a 3 mA output current. Pins requiring pull-up resistors must have 6 mA; these are pins FRAME#, TRDY#, IRDY#, DEVSEL#, SERR#, PERR#, INT_A and STOP#.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range.

4. REQ# and GNT# are point-to-point signals and have different output valid delay and input set-up times than bused signals. GNT# has a set-up time of 10 ns. REQ# has a set-up time of 12 ns.

5. For purposes of active or float timing measurements, the high-impedance or 'off' state is defined to be when the total current delivered through the device is less than or equal to the leakage current specification.

6. $\overline{RST}$ is asserted and de-asserted asynchronously with respect to CLK.

7. All output drivers floated asynchronously when $\overline{RST}$ is active.

8. $V_{DD(I2C)}$ is the extended pull-up voltage of the I^{2}C-bus (3.3 or 5 V bus).

9. Nominal analog video input signal is to be terminated by 75 Ω that results in 1 V (p-p) amplitude. This termination resistor should be split into 18 Ω and 56 Ω, and the dividing tap should feed the video input pin, via a coupling capacitor of 47 nF, to achieve a control range from −3 dB (attenuation) to +6 dB (amplification) for the internal automatic gain control. See also the application note of the SAA7133HL.

10. See user manual SAA7133HL for Anti-Alias Filter (AAF).

11. Definition of levels and level setting:

   a) The full-scale level for analog audio signals V_{FS} = 0.8 V (RMS). The nominal level at the digital crossbar switch is defined at −15 dB (FS).

   b) Nominal audio input levels: external, mono, V_i = 180 mV (RMS); −15 dB (FS).

12. The analog audio inputs (pins LEFT1, RIGHT1, LEFT2 and RIGHT2) are supported by two input levels: 1 V (RMS) and 2 V (RMS), selectable independently per stereo input pair, LEFT1, RIGHT1 and LEFT2, RIGHT2.

13. V_{DDA} = 3.3 V; $V_{i(SIF)}$ = 196 mV (RMS); level and gain settings according to note 11; for external components see the application diagram in SAA7133HL application notes; unless otherwise specified.

14. The definition of the duty factor: $\delta = \dfrac{t_H}{T_{cy}}$

15. The output timing must be measured with the load of a 30 pF capacitor to ground and a 500 Ω resistor to 1.4 V.

16. Signal V_CLK inverted; not delayed (default set-up).

17. t_{PD} = 6 ns + 0.6T_{ADC_CLK} in ns (T_{ADC_CLK} = 28 ns).


Fig.17 PCI I/O timing.

PCI audio and video broadcast decoder

SAA7133HL

Fig.18 Data output timing (video data, control outputs and raw DTV/DVB).

Fig.19 Data input timing (TS data and control inputs).

PCI audio and video broadcast decoder

SAA7133HL

Table 19 Specification of crystals and related applications (examples); note 1

STANDARD	CRYSTAL FREQUENCY						UNIT
	32.11 MHz			24.576 MHz			
	FUNDAMENTAL		3rd HARMONIC	FUNDAMENTAL		3rd HARMONIC	
	1B	**1C**	**1A**	**2B**	**2C**	**2A**	
Crystal specification							
Typical load capacitance	20	8	8	20	8	10	pF
Maximum series resonance resistance	30	60	50	30	60	80	Ω
Typical motional capacitance	20	13.5	1.5	20	1	1.5	fF
Maximum parallel capacitance	7	3 $\pm$1	4.3	7	3.3	3.5	pF
Maximum permissible deviation	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 50 \times 10^{-6}$	
Maximum temperature deviation	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 30 \times 10^{-6}$	$\pm 20 \times 10^{-6}$	
External components							
Typical load capacitance at pin XTALI	33	10	15	27	5.6	18	pF
Typical load capacitance at pin XTALO	33	10	15	27	5.6	18	pF
Typical capacitance of LC filter	n.a.	n.a.	1	n.a.	n.a.	1	nF
Typical inductance of LC filter	n.a.	n.a.	4.7	n.a.	n.a.	4.7	μH

Note

1. For oscillator application, see the application note of the SAA7133HL.

12 PACKAGE OUTLINE

LQFP128: plastic low profile quad flat package; 128 leads; body 14 x 20 x 1.4 mm　　　**SOT425-1**

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D(1)	E(1)	e	H_D	H_E	L	L_p	v	w	y	Z_D(1)	Z_E(1)	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.27 0.17	0.20 0.09	20.1 19.9	14.1 13.9	0.5	22.15 21.85	16.15 15.85	1.0	0.75 0.45	0.2	0.12	0.1	0.81 0.59	0.81 0.59	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT425-1	136E28	MS-026				99-12-27 00-01-19

13 SOLDERING

13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

  The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

PCI audio and video broadcast decoder

SAA7133HL

13.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE[1]	SOLDERING METHOD	
	WAVE	REFLOW[2]
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable[3]	suitable
PLCC[4], SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended[4][5]	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended[6]	suitable

Notes

1. For more detailed information on the BGA packages refer to the *"(LF)BGA Application Note"* (AN01026); order a copy from your Philips Semiconductors sales office.

2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.

3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.

4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.

5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

14 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS[1]	PRODUCT STATUS[2][3]	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.

2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

15 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

16 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

PCI audio and video broadcast decoder

SAA7133HL

ICs with MPEG-audio/AC-3 audio functionality —
Purchase of a Philips IC with an MPEG-audio and/or AC-3
audio functionality does not convey an implied license
under any patent right to use this IC in any MPEG-audio or
AC-3 audio application. For more information please
contact the nearest Philips Semiconductors sales office or
e-mail: licensing.cip@philips.com.

ICs with MPEG-2 functionality — Use of this product in
any manner that complies with the MPEG-2 Standard is
expressly prohibited without a license under applicable
patents in the MPEG-2 patent portfolio, which license is
available from MPEG LA, L.L.C., 250 Steele Street, Suite
300, Denver, Colorado 80206.

17 PURCHASE OF PHILIPS I^{2}C COMPONENTS

Purchase of Philips I^{2}C components conveys a license under the Philips' I^{2}C patent to use the
components in the I^{2}C system provided the system conforms to the I^{2}C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit **http://www.semiconductors.philips.com**.   Fax: **+31 40 27 24825**
For sales offices addresses send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

Let's make things better.

Philips

PHILIPS