### INTEGRATED CIRCUITS

# DATA SHEET

## SAA7197 Clock Generator Circuit for desktop video systems (CGC)

Product specification
File under Integrated Circuits, IC22

August 1996







### Clock Generator Circuit for desktop video systems (CGC) SAA7197

### **FEATURES**

- Suitable for Desktop Video systems
- Two different sync sources selectable
- PLL frequency multiplier to generate 4 times of input frequency
- Dividers to generate clocks LLCA, LLCB, LLC2A and LLC2B (2nd and 4th multiples of input frequency)
- PLL mode or VCO mode selectable
- · Reset control and power fail detection

### **GENERAL DESCRIPTION**

The SAA7197 generates all clock signals required for a digital TV system suitable for the SAA719x family. The circuit operates in either the phase-locked loop mode (PLL) or voltage controlled oscillator mode (VCO).

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DDA}$	analog supply voltage (pin 5)	4.5	5.0	5.5	V
V <sub>DDD</sub>	digital supply voltage (pins 8, 17)	4.5	5.0	5.5	V
I <sub>DDA</sub>	analog supply current	3	_	9	mA
I <sub>DDD</sub>	digital supply current	10	_	60	mA
$V_{LFCO}$	LFCO input voltage (peak-to-peak value)	1	_	$V_{DDA}$	V
fi	input frequency range	5.5	_	8.0	MHz
V <sub>I</sub>	input voltage LOW	0	_	0.8	V
	input voltage HIGH	2.0	_	$V_{DDD}$	V
Vo	output voltage LOW	0	_	0.6	V
	output voltage HIGH	2.6	_	$V_{DDD}$	V
T <sub>amb</sub>	operating ambient temperature range	0	_	70	°C

### **ORDERING INFORMATION**


EXTENDED TYPE		PA	CKAGE	
NUMBER	PINS	PIN POSITION	MATERIAL	CODE
SAA7197P	20	DIP	plastic	SOT146-1
SAA7197T	20	SO	plastic	SOT163-1



### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### **BLOCK DIAGRAM**



### **FUNCTION DESCRIPTION**

The SAA7197 generates all clock signals required for a digital TV system suitable for the SAA719x family consisting of an 8-bit analog-to-digital converter (ADC8), digital video multistandard decoder, square pixel (DMSD-SQP), digital video colour space converter (DCSC) and optional extensions. The SAA7197 completes a system for Desktop Video applications in conjunction with memory controllers.

The input signal LFCO is a digital-to-analog converted signal provided by the DMDS-SQPs horizontal PLL. It is the multiple of the line frequency:

7.38 MHz =  $472 \times f_H$  in 50 Hz systems 6.14 MHz =  $360 \times f_H$  in 60 Hz systems

LFCO2 (TTL-compatible signal from an external reference source) can be applied to pin 19 (LFCOSEL = HIGH).

The input signal LFCO or LFCO2 is multiplied by factors 2 or 4 in the PLL (including phase detector, loop filter, VCO and frequency divider) and output on LLCA (pin7), LLCB (pin 10), LLC2A (pin 14) and LLC2B (pin 20). The rectangular output signals have 50% duty factor. Outputs with equal frequency may be connected together externally. The clock outputs go HIGH during power-on reset (and chip enable) to ensure that no output clock signals are available the PLL has locked-on.

### **Mode select MS**

The LFCO input signal is directly connected to the VCO at MS = HIGH. The circuit operates as an oscillator and frequency divider. This function is not tested.

### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### Source select LFCOSEL

Line frequency control signal LFCO (pin 11) is selected by LFCOSEL = LOW. LFCOSEL = HIGH selects LFCO2 input signal (pin 19). This function is not tested.

### Chip enable CE

The buffer outputs are enabled and RESN set HIGH by CE = HIGH (Fig.4). CE = LOW sets the clock outputs HIGH and RESN output LOW.

### **CREF** output

 $2 f_{LFCO}$  output to control the clock dividers of the DMSD-SQP chip family.


#### Power-on reset

Power-on reset is activated at power-on, when the supply voltage decreases below 3.5 V (Fig.4) or when chip enable is done. The indicator output RESN is LOW for a time determined by capacitor on pin 3. The RESN signal can be applied to reset other circuits of this digital TV system. The LFCO or LFCO2 input signals have to be applied before RESN becomes HIGH.

#### **PINNING**

SYMBOL	PIN	DESCRIPTION				
MS	1	mode select input (LOW = PLL mode) <sup>(1)</sup>				
CE	2	chip enable /reset (HIGH = outputs enabled)				
PORD	3	power-on reset delay, dependent on external capacitor				
$V_{SSA}$	4	analog ground (0 V)				
$V_{DDA}$	5	analog supply voltage (+5 V)				
V <sub>SSD1</sub>	6	digital ground 1 (0 V)				
LLCA	7	line-locked clock output signal (4 times f <sub>LFCO</sub> )				
$V_{DDD1}$	8	digital supply voltage 1 (+5 V)				
$V_{SSD2}$	9	digital ground 2 (0 V)				
LLCB	10	line-locked clock output signal (4 times f <sub>LFCO</sub> )				
LFCO	11	line-locked frequency control input signal 1				
RESN	12	reset output (active-LOW, Fig.4)				
V <sub>SSD3</sub>	13	digital ground 3 (0 V)				
LLC2A	14	line-locked clock output signal 2A (2 times f <sub>LFCO</sub> )				
CREF	15	clock reference output, qualifier signal (2 times f <sub>LFCO</sub> )				
LFCOSEL	16	LFCO source select (LOW = LFCO selected) <sup>(1)</sup>				
$V_{DDD2}$	17	digital supply voltage 2 (+5 V)				
V <sub>SSD4</sub>	18	digital ground 4 (0 V)				
LFCO2	19	line-locked frequency control input signal 2 <sup>(1)</sup>				
LLC2B	20	line-locked clock output signal 2B (2 times f <sub>LFCO</sub> )				

**PIN CONFIGURATION** 



### Note

 MS and LFCO2 functions are not tested. LFCO2 is a multiple of horizontal frequency.

### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134); ground pins as well as supply pins together connected.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DDA}$	analog supply voltage (pin 5)	-0.5	7.0	V
$V_{DDD}$	digital supply voltage (pins 8 and 17)	-0.5	7.0	V
V <sub>diff GND</sub>	difference voltage V <sub>DDA</sub> – V <sub>DDD</sub>	_	±100	mV
Vo	output voltage (I <sub>OM</sub> = 20 mA)	-0.5	$V_{DDD}$	V
P <sub>tot</sub>	total power dissipation (DIL20)	0	1.1	W
T <sub>stg</sub>	storage temperature range	-65	150	°C
T <sub>amb</sub>	operating ambient temperature range	0	70	°C
V <sub>ESD</sub>	electrostatic handling <sup>(1)</sup> for all pins	_	tbf	V

### Note

### **CHARACTERISTICS**

 $V_{DDA} = V_{DDD} = 4.5$  to 5.5 V;  $f_{LFCO} = 5.5$  to 8.0 MHz and  $T_{amb} = 0$  to 70 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DDA}$	analog supply voltage (pin 5)		4.5	5.0	5.5	V
$V_{DDD}$	digital supply voltage (pins 8 and 17)		4.5	5.0	5.5	V
I <sub>DDA</sub>	analog supply current (pin 5)		3	_	9	mA
I <sub>DDD</sub>	digital supply current (I <sub>8</sub> + I <sub>17</sub> )	note 1	10	_	60	mA
V <sub>reset</sub>	power-on reset threshold voltage	Fig.4	_	3.5	-	V
Input LFCO	(pin 11)					
V <sub>11</sub>	DC input voltage		0	_	$V_{DDA}$	V
Vi	input signal (peak-to-peak value)		1	_	$V_{DDA}$	V
f <sub>LFCO</sub>	input frequency range		5.5	_	8.0	MHz
C <sub>11</sub>	input capacitance		_	_	10	pF
Inputs MS, C	EE, LFCOSEL and LFCO2 (pins 1, 2, 16 and	19); note 3				
V <sub>IL</sub>	input voltage LOW		0	_	0.8	V
V <sub>IH</sub>	input voltage HIGH		2.0	_	$V_{DDD}$	V
f <sub>LFCO2</sub>	input frequency range for LFCO2		5.5	_	8.0	MHz
ILI	input leakage current	LFCOSEL	50	_	150	μΑ
		others	_	_	10	μΑ
Cı	input capacitance		_	_	5	pF
Output RESI	<b>N</b> (pin 12)		•			
V <sub>OL</sub>	output voltage LOW	I <sub>OL</sub> = 2 mA	0	_	0.4	V
V <sub>OH</sub>	output voltage HIGH	$I_{OH} = -0.5 \text{ mA}$	2.4	_	$V_{DDD}$	V
t <sub>d</sub>	RESN delay time	$C_3 = 0.1 \mu\text{F}; \text{Fig.4}$	20	_	200	ms

<sup>1.</sup> Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is recommended to take normal handling precautions appropriate to "Handling MOS devices".

### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output CRE	<b>F</b> (pin 15)	•				•
V <sub>OL</sub>	output voltage LOW	I <sub>OL</sub> = 2 mA	0	_	0.6	V
V <sub>OH</sub>	output voltage HIGH	$I_{OH} = -0.5 \text{ mA}$	2.4	_	$V_{DDD}$	V
f <sub>CREF</sub>	output frequency CREF	Fig.3	_	2 f <sub>LFCO(2</sub>	)	MHz
C <sub>L</sub>	output load capacitance		15	_	40	pF
t <sub>SU</sub>	set-up time	Fig.3; note 1	12	_	_	ns
t <sub>HD</sub>	hold time	Fig.3; note 1	4	_	_	ns
Output sign	als LLCA, LLCB, LLC2A and LLC2B (pins 7	, 10, 14, and 20); note	3		•	•
V <sub>OL</sub>	output voltage LOW	I <sub>OL</sub> = 2 mA	0	_	0.6	V
$V_{OH}$	output voltage HIGH	$I_{OH} = -0.5 \text{ mA}$	2.6	- V <sub>DDD</sub>		V
t <sub>comp</sub>	composite rise time	Fig.3; notes 1 and 2	_	_	8	ns
f <sub>LL</sub>	output frequency LLCA	Fig.3	_	4 f <sub>LFCO(2</sub>	)	MHz
	output frequency LLCB		_	4 f <sub>LFCO(2</sub>	)	MHz
	output frequency LLC2A		_	2 f <sub>LFCO(2</sub>	)	MHz
	output frequency LLC2B		_	2 f <sub>LFCO(2</sub>	)	MHz
t <sub>r</sub> , t <sub>f</sub>	rise and fall times	Fig.3	_	_	5	ns
t <sub>LL</sub>	duty factor LLCA, LLCB, LLC2A and LLC2B (mean values)	note 1; Fig.3; at 1.5 V level	40	50	60	%

### **Notes**

- 1.  $f_{LFCO}$  = 7.0 MHz and output load 40 pF (Fig.3).  $V_{SSA}$  and  $V_{SSD}$  short connected together.
- 2. t<sub>comp</sub> is the rise time from LOW of all clocks to HIGH of all clocks (Fig.3) including rise time, skew and jitter components. Measurements taken between 0.6 V and 2.6 V. Skew between two LLx clocks will not deviate more than ±2 ns if output loads are matched within 20%.
- 3. MS and LFCO2 functions not tested.


## Clock Generator Circuit for desktop video systems (CGC)


**SAA7197** 



### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 






### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### **PACKAGE OUTLINES**

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603			<del>92-11-17</del> 95-05-24	

### Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### **DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013AC				<del>95-01-24</del> 97-05-22	

## Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T<sub>stg max</sub>). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300  $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400  $^{\circ}$ C, contact may be up to 5 seconds.

### SO

### REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45  $^{\circ}$ C.

#### WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300  $^{\circ}$ C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

## Clock Generator Circuit for desktop video systems (CGC)

**SAA7197** 

### **DEFINITIONS**

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification This data sheet contains final product specifications.				
Limiting values				
more of the limiting values nof the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or nay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.			

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Clock Generator Circuit for desktop video systems (CGC)

SAA7197

**NOTES** 

Clock Generator Circuit for desktop video systems (CGC)

SAA7197

**NOTES** 

Clock Generator Circuit for desktop video systems (CGC)

SAA7197

**NOTES** 

### Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG,

Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,

Tel. +33 1 40 99 6161. Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd.

Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,

Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,

TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.

209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,

Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1997

SCA54

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

657027/00/01/pp16

Date of release: August 1996

Document order number: 9397 750 02438

Let's make things better.



