INTEGRATED CIRCUITS









FEATURES

- Full EBU NICAM 728 specification decoder
- Microcomputer controlled via I²C-bus
- Automatic decoding and output configuration depending upon transmission:
 - digital stereo
 - digital mono and data
 - 2 independent mono signals
- On board RAM for de-interleaving and 10 to 14-bit word expansion
- Automatic mute function which silences the digital data and switches to FM sound (if valid) when error rate exceeds user definable limit
- User mute function (MUTE pin) to enable user to perform muting to their own software algorithm if required, or to simply silence the output
- · 4 times over-sampling digital filter
- · Selectable digital de-emphasis
- 256 times over-sampling Noise Shapers
- · Fully integrated 1-bit DACs
- Integrated switching networks allowing selection between NICAM Sound, FM Sound or external "Daisy-Chain" input
- Digital Audio Interface conforming with EBU/IEC 958
- I²C-bus transceiver enabling a master device to read
 status information

- status mormation

error count byte

- additional data bits
- and write:
- switch control codes
- decoder control
- upper and lower error rate limits.

APPLICATIONS

- Television receivers
- Video cassette recorders.

GENERAL DESCRIPTION

Performing all digital decoding functions for a NICAM 728 digital stereo sound system, the SAA7282 is a highly integrated CMOS circuit which only requires a DQPSK (Differential Quadrature Phase Shift Keying) demodulator (TDA8732) and minimum external components to achieve a full NICAM solution.

The device may also be interfaced to other DQPSK demodulators.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	positive supply voltage	4.5	5.0	5.5	V
I _{DD}	supply current	-	50	100	mA
f _{XTAL}	crystal frequency	-	8.192	-	MHz
T _{amb}	operating ambient temperature	0	-	70	°C

ORDERING INFORMATION

EXTENDED TYPE	PACKAGE					
NUMBER	PINS	PIN POSITION	MATERIAL	CODE		
SAA7282ZP	32	DIL32SHR	plastic	SOT232A ⁽¹⁾		
SAA7282GP	44	QFP	plastic	SOT205AG ⁽²⁾		

Note

1. SAA7282ZP: 32-DIL32SHR; plastic (SOT232A); SOT232-1; 1996 November 28.

2. SAA7282GP: 44-QFP; plastic (SOT205AG); SOT205-1; 1996 November 28.

Terrestrial Digital Sound Decoder (TDSD2)



3

SYMBOL	SOT205AG	SOT232A	DESCRIPTION
DOBM	1	28	digital audio interface output
V _{SS}	2	29	ground connection for the digital section
n.c.	3	_	not connected
XIN	4	30	crystal input at 256fs (8.192 MHz)
XOUT	5	31	crystal output at 256fs (8.192 MHz)
DATA	6	32	serial data input at 728 kbits/s from DQPSK demodulator
PCLK	7	1	output clock at 728 kHz to DQPSK demodulator
RESET	8	2	active LOW reset; used to set the device in a valid initial condition
SCL	9	3	clock input for I ² C control bus
SDA	10	4	data port for I ² C control bus, input/open drain output
PORT2	11	5	output mirroring the I ² C control register bit PORT2
n.c.	12	_	not connected
ADSEL	13	6	I ² C-bus slave address selection input; allows selection of one of two separate slave addresses, defaults to logic 1
MUTE	14	7	active LOW mute input; when set LOW, sets the digital data to zero and either silences the output or switches it to analog FM, depending on the status of MUTEDEF (control bit in the I ² C register) and RSSF; overridden by automute (if automute is used, then $\overline{\text{MUTE}}$ is automatically pulled LOW)
n.c.	15 to 17	_	not connected
V _{DDAR}	18	8	analog supply voltage for the right audio channel
V _{SSAR}	19	9	analog ground connection for the right audio channel
VRO	20	10	internal reference voltage buffer output
VRC	21	11	internal reference voltage buffer HIGH impedance node
n.c.	22	_	not connected
OPR	23	12	analog output from the right audio channel
EXTR	24	13	external analog input to the right audio channel
FMR	25	14	FM sound input to the right audio channel
INTR	26	15	integrator output from the right audio channel
CDR	27	16	integrator connection to an external damping capacitor
n.c.	28	_	not connected
V _{REF}	29	17	reference voltage input; 2.5 V (typical)
V _{DAC}	30	18	quiet V _{SS} to DACs
CDL	31	19	integrator connection to an external damping capacitor
INTL	32	20	integrator output from the left audio channel
FML	33	21	FM sound input to the left audio channel
EXTL	34	22	external analog input to the left audio channel
OPL	35	23	analog output from the left audio channel
n.c.	36	_	not connected
V _{SSAL}	37	24	analog ground connection for the left audio channel
V _{DDAI}	38	25	analog supply voltage for the left audio channel

SYMBOL	SOT205AG	SOT232A	DESCRIPTION
n.c.	39 to 41	_	not connected
i.c.	42	26	internally connected; must be left open-circuit in application
n.c.	43	_	not connected
V _{DD}	44	27	digital supply voltage



Fig.2 Pin configuration (SOT232A).



I²C-BUS FORMATS

The SAA7282 contains an I²C-bus slave transceiver permitting a master device to:

- Read decoder status information derived from the transmitted digital audio signal
- Read an error count byte to determine the bit error rate for user mute purposes and to indicate quality of NICAM signal
- Read additional transmitted data bits. Their purpose has yet to be defined but accessibility is provided to allow future services to be implemented in receiver software
- Write control codes to select the available analog switching configurations
- Write upper and lower error count limits for automatic muting function

The device slave address is $A(7:1)(R/\overline{W}) = 101101X(R/\overline{W})$. An ADSEL pin is provided to allow selection of one of two different slave addresses via programmable address bit A1. (X = ADSEL logic level).

The SAA7282 does not acknowledge the I²C-bus general call address.

The slave receiver format is:

S SLAVE_ADDR.0 ACK SUB_ADDR ACK DATA BYTE ACK P

<-n bytes->

Where S = start, ACK = acknowledge, P = stop.

Auto-increment of the sub-address is provided with wrap-around from 02 (HEX) to 00 (HEX). The slave receiver data byte format, as a function of sub-address, is as shown in Table 1.

SUB- ADDRESS	RESET VALUE HEX	D7	D6	D5	D4	D3	D2	D1	D0
00	90	M1/M2	DMSEL	SSWIT3	SSWIT2	SSWIT1	PORT2	MUTEDEF	AMDIS
01	50	EMAX7	EMAX6	EMAX5	EMAX4	EMAX3	EMAX2	EMAX1	EMAX0
10	14	EMIN7	EMIN6	EMIN5	EMIN4	EMIN3	EMIN2	EMIN1	EMIN0

Table 1Slave receiver data byte.

M1/M2

This bit in conjunction with DMSEL bit, determines the output configuration in dual mono mode (see Table 2). Power-on resets to logic 1.

DMSEL

This bit determines whether one or both of the dual mono signals are output (see Table 2). Power-on resets to logic 0.

PORT2

PORT2 controls a bit out, providing direct access to a dedicated output pin (PORT2) via the I²C-bus. See Table 3. Power-on resets to logic 0.

SSWIT3/2/1

These bits control the analog switching, selecting between the FM, external, and NICAM signals. With the NICAM source the signals select whether the de-emphasis is performed and what gain is applied after the filtering and de-emphasis stage. The signal states and their meaning are listed in Table 4. Power-on resets to 0/1/0.

SAA7282

AMOGMDIS

This bit enables and disables the automute function (which is activated according to the error limit registers). Power-on resets to enabled (i.e. AMDIS = logic 0). AMDIS should be disabled for the user definable mute (\overline{MUTE}) to be used.

MUTEDEF

This defines the operation of the user definable $\overline{\text{MUTE}}$ pin when it is pulled LOW externally. If MUTEDEF is HIGH and RSSF = logic 1, the output of the device is switched to FM input. If MUTEDEF is HIGH and RSSF = logic 0, or if MUTEDEF is LOW, the output is muted. Power on resets to LOW.

Table 2 Output as a function of $M1/\overline{M2}$ and DMSEL.

DMSEL M1/M2 FUNCTION 0 0 selects DIGITAL; L = M2, R = M2 0 1 selects DIGITAL; L = M1, R = M1 1 0 selects DIGITAL; L = M2, R = M1 1 1 selects DIGITAL; L = M1, R = M1 1 1 selects DIGITAL; L = M2, R = M1 1 1 selects DIGITAL; L = M1, R = M2

ERROR LIMIT REGISTERS

power on resets to 50 Hex.

power on resets to 14 Hex.

UPPER ERROR LIMIT REGISTER

LOWER ERROR LIMIT REGISTER

This defines the number of errors in 128 ms period which

This defines the number of errors in 128 ms period which

will cause automute to switch OUT. User definable, but

will cause automute to switch IN. User definable, but

Table 3Port 2 control.

PORT2	PIN OUTPUT STATE			
0	LOW			
1	HIGH			

 Table 4
 SSWIT signal states and function.⁽¹⁾

SSWIT3	SSWIT2	SSWIT1	FUNCTION
0	0	0	NICAM source de-emphasis switched out, no gain
0	0	1	NICAM source de-emphasis switched in, no gain
0	1	0	NICAM source de-emphasis switched in, -6 dB gain; power-on reset state
0	1	1	NICAM source de-emphasis switched in, +12 dB gain
1	х	0	external inputs switched in, no change to previous de-emphasis/gain setting
1	х	1	FM inputs switched in, no change to previous de-emphasis/gain setting

Note

1. Where x = don't care.

SAA7282

Slave Transmitter

The slave transmitter formats are illustrated thus:

S SLAVE_ADDR.1 A STATUS_BYTE NA P

In this format the bus master reads the STATUS_BYTE once.

• S SLAVE_ADDR.1 A STATUS_BYTE A ERROR_BYTE NA P

In this format the bus master reads two bytes of STATUS_BYTE and ERROR_BYTE.

• S SLAVE_ADDR.1 A STATUS_BYTE A ERROR_BYTE A AD_BYTE_0 A AD_BYTE_1 NA P

In this format the bus master reads four bytes of STATUS_BYTE, ERROR BYTE and two additional bytes, AD_BYTE_0 and AD_BYTE_1. The additional data bytes contain the eleven additional data bits AD0 to AD10 together with information regarding their status.

Where NA = no acknowledge.

Table 5Data byte formats.

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
STATUS_BYTE	PONRES	S/M	D/S	VDSP	RSSF	OS	AM	CFC
ERROR_BYTE	E7	E6	E5	E4	E3	E2	E1	E0
AD_BYTE_0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
AD_BYTE_1	OVW	SAD	0	CI2	CI1	AD10	AD9	AD8

The bits may be defined as follows:

PONRES

This bit is a power-on reset detection bit. It is set HIGH after a power-on reset or supply reduction and is cleared LOW when the STATUS_BYTE is read.

 S/\overline{M} (stereo/mono indication)

 S/\overline{M} = logic 1 indicating an incoming stereo transmission. S/\overline{M} = logic 0 indicating that the incoming transmission is not stereo.

 D/\overline{S} (dual/single mono indication)

 D/\overline{S} = logic 1 indicating an incoming dual mono transmission.

 D/\overline{S} = logic 0 indicating that the incoming transmission is not dual mono.

VDSP

This bit indicates that the decoded signal is valid digital sound. When VDSP = logic 0 the incoming transmission carries either a 704 kbit/s transparent data channel or a currently undefined format and the device automatically switches to FM regardless of RSSF.

RSSF

RSSF is the reserve sound switching flag indication equal to the C4 bit in the NICAM transmission. RSSF = logic 1 when the FM sound signal is carrying the same programme material as the digitally modulated carrier (specifically the M1 signal in the event of a dual mono transmission). RSSF = logic 0 when the FM signal is not reproduced within the digital signal.

ŌS

This bit provides an active LOW indication that the decoder is out of sync. If \overline{OS} = logic 1 the decoder is frame synchronized and has obtained C0 (16 frame) sync. If \overline{OS} = logic 0, the decoder is out of sync and the indicator bits are as given in Table 6.

AM

This bit indicates when the automuting function has switched from the NICAM sound to the conventional FM sound. This enables the software controller to display the relevant information to the customer, for example, on screen display. If AM bit = logic 0 no switching has been carried out by the automuting function. If AM bit = logic 1 then the automuting function has switched to the FM inputs.

SAA7282

CFC

Signals a change of configuration at the 16-frame boundary. It is cleared to logic 1 by the I²C-bus reading the status register.

E7 to E0

This is an error count byte which counts the number of error flags in a 128 ms period. The register is updated every 128 ms.

AD10 to AD0

These are the additional data bits from the transmission and are updated every 1 ms. This provides a data capacity of 11 kbit/s.

SAD

SAD is the 'status additional data' bit. This is set to logic 1 when new bits AD10 to AD0 are latched into the I²C-bus registers. It is automatically reset to logic 0 when AD_BYTE_1 is read by the bus master.

Table 6 Indicator bits functional truth table.

OVW

OVW is the overwrite indicator for the additional data. This bit is set when the transmission overwrites additional data bits which have not been read by the bus master. This bit is automatically reset to logic 0 when AD_BYTE_1 is read by the bus master.

CI1 to CI2

These represent the CI bits which are extracted by a majority logic process from the parity checks of the last ten samples in a frame (samples 55 to 64). CI1 will be conveyed by the parity grouping of samples 55 to 59 and CI2 will be conducted by the parity grouping of samples 60 to 64. Both parity groups will be even for UK transmissions such that CI2 = logic 0 and CI1 = logic 0. The transmissions of countries following the specification issued by the EBU (Document SPB424; *"Digital sound transmissions in terrestrial television"*) will allow odd or even parity groups, thus providing an additional 2 kbit/s data capacity.

TRANSMISSION	C1	C2	C3	S/M	D/S	VDSP	ŌS
Stereo	0	0	0	1	0	1	1
M1 + M2	0	1	0	0	1	1	1
M1 + data	1	0	0	0	0	1	1
Transparent data	1	1	0	0	0	0	1
Any currently undefined combination of C1, C2, C3					0	0	1
Decoder unsynchronized (\overline{OS} = logic 0)					note 1	0	0

Note

1. Holds last value before synchronization loss or stereo ($S/\overline{M} = \text{logic 1}$; $D/\overline{S} = \text{logic 0}$) if synchronization not achieved since power-on reset.

SAA7282

DIGITAL AUDIO INTERFACE IEC/EBU 958

Block structure

The output is grouped into a block of 192 consecutive frames providing, for each channel the 192 channel status data bits. The start of a block is designated by a special sub-frame preamble.

Frame structure

Each frame is uniquely composed of two sub-frames. The rate of transmission of frames corresponds exactly to the source sampling frequency. In the 2-channel operation, samples taken from both channels are transmitted by time multiplexing in consecutive sub-frames. Sub-frames related to Channel 1 (left or 'A' channel in stereophonic operation and primary channel in monophonic operation) normally use preamble M. However the preamble is changed to preamble B once every 192 frames. This defines the block structure used to organize the channel status information. Sub-frames of Channel 2 (right or 'B' channel in stereophonic operation) always use preamble W.

Sub-frame structure

Each frame is divided into 32 time-slots numbered 0 to 31.

Time-slots 0 to 3 carry one of three permitted preambles. These are used to affect synchronization of sub-frames, frames and blocks.

Time-slots 4 to 27 carry the audio sample word in linear two's complement representation. The most significant bit is carried by time-slot 27.

Time-slot 28 carries the validity flag associated with the audio sample word. This flag is set to logic 0 if the audio sample is reliable. If set to logic 1 then the sample is unreliable.

Time-slot 29 carries one bit of the user data channel. In this application this is not used and so is set to logic 0.

Time-slot 30 carries one bit of the channel status world associated with the audio channel transmitted in the same sub-frame.

Time-slot 31 carries a parity bit such that time-slots 4 to 31 inclusive will carry an even number of ones and an even number of zeros.





SAA7282

Channel coding

Time-slots are encoded as biphase mark data. Each bit transmitted is represented by a symbol comprising two consecutive binary states. The first state of a symbol is always different from the second state of the previous symbol. The second state of the symbol is identical to the first if the bit being transmitted is logic 0, however it is different if the bit is logic 1 (see Table 7).

Preambles

Preambles are specific patterns providing synchronization and identification of the sub-frames and blocks. A set of three preambles is used. These preambles are transmitted in the time allocated to four time-slots and are represented by eight successive states. The first state of the preamble is always different from the second state of the previous symbol. Depending on this state the preambles are as shown in Table 8.

Table 7Channel coding.

Preceding state	0	1	
Transmitted bit	Channel coding		
0	11	00	
1	10	01	

Table 8 Preambles.

Preceding state	0	1	
Preamble	Channel coding		
В	11101000	00010111	
М	11100010	00011101	
W	11100100	00011011	

The preambles preceding each digital audio sample are used to indicate the beginning of a sample as follows:

- Preamble B indicates the start of Channel A data and the beginning of a block
- Preamble M indicates the start of Channel A data but not the beginning of a block
- Preamble W indicates the start of Channel B data.

Channel status

The channel status information is organized in 192-bit words. The first bit of each word is carried in the frame with Preamble B. The 192-bit word is organized into sections as shown in Table 9.

Table 9	Channel	status	codes.
	•	0.0.00	

BIT	CODE	DESCRIPTION	
0	0	consumer	
1	0	sound data	
2	1	digital copy permitted	
3, 4	00	indicates digital de-emphasis switched in	
	11	indicates digital de-emphasis switched out	
5	0		
6, 7	00		
8 to 15	00110001	category code	
16 to 19	0000	source code (don't care)	
20 to 23	0000	channel number (don't care)	
24 to 27	1100	sampling frequency (32 kHz)	
28, 29	00	clock accuracy (level II)	
30 to 191	all 0s		

SAA7282

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage (all supplies)	note 1	-0.5	+6.5	V
V _{I(max)}	maximum input voltage (any input)		-0.5	V _{DD} +0.5	V
V _{O(max)}	maximum output voltage		-0.3	V _{DD} +0.5	V
I _{IOK}	DC input or output diode current		-	±20	mA
I _{O(max)}	output current (each output)		—	±10	mA
T _{amb}	ambient operating temperature		0	+70	°C
T _{stg}	storage temperature		-55	+125	°C
V _{stat}	electrostatic handling	notes 2 and 3	-2000	+2000	V

Notes

1. All V_{DD} and V_{SS} connections must be made externally to the same power supply.

2. Electrostatic handling is equivalent to discharging a 100 pF capacitor via a 1.5 k Ω series resistor with a 15 ns rise time.

3. 1000 V $V_{\mbox{\scriptsize SSAL}}$ pin.

Terrestrial Digital Sound Decoder (TDSD2)

CHARACTERISTICS

 V_{DD} = 4.5 to 5.5 V; T_{amb} = 0 to +70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V _{DD}	supply voltage	see Fig.9	4.5	5.0	5.5	V
I _{DD}	total supply current		-	50	100	mA
V _{SS} ,V _{SSAL} V _{SSAR} ,V _{DAC}	ground supply voltage		0	-	0	V
V _{DDAL} , V _{DDAR}	analog supply voltage	see Fig.9	4.5	5.0	5.5	V
Digital inpu	ts					
DATA						
VIL	LOW level input voltage		0	-	0.8	V
V _{IH}	HIGH level input voltage		2.0	-	V _{DD}	V
I _{LI}	input leakage current		-10	-	+10	μA
CI	input capacitance		-	-	10	pF
ADSEL (this pin is internally pulled HIGH when not connected)						
V _{IL}	LOW level input voltage		0	-	0.8	V
V _{IH}	HIGH level input voltage		2.0	-	V _{DD}	V
ZI	input impedance		-	50	-	kΩ
CI	input capacitance		-	-	10	pF
RESET (Sch	mitt trigger input)		1	-	1	
V _{IL}	LOW level input voltage		0	_	1.5	V
V _{IH}	HIGH level input voltage		3.0	_	V _{DD}	V
V _{hys}	hysteresis		$0.05V_{DD}$	-	-	V
SCL						
V _{IL}	LOW level input voltage		0	_	1.5	V
V _{IH}	HIGH level input voltage		3.0	_	V _{DD}	V
V _{hys}	hysteresis		0.05V _{DD}	-	-	V
I _{LI}	input leakage current		-10	-	+10	μA
CI	input capacitance		-	-	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inpu	t/output	I	-1			
SDA						
V _{IL}	LOW level input voltage		0	_	1.5	V
VIH	HIGH level input voltage		3.0	_	V _{DD}	V
V _{hys}	hysteresis		0.05V _{DD}	_	-	V
l _{LI}	input leakage current		-10	-	+10	μA
Cl	input capacitance		-	-	10	pF
V _{OL}	LOW level output voltage	I _{OL} = 3 mA	0	_	0.4	V
CL	load capacitance					
	active pull-up		_	_	400	pF
	passive pull-up		_	_	200	pF
MUTE I/O (t	nis pin has an internal pull-up)		_	•	•	•
V _{IL}	LOW level input voltage		0	-	0.8	V
V _{IH}	HIGH level input voltage		2.0	-	V _{DD}	V
Cl	input capacitance		_	-	10	pF
V _{OL}	LOW level output voltage	I _{OL} = 2.8 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage		2.4	-	V _{DD}	V
CL	load capacitance		-	-	50	pF
ZI	input impedance		_	50	-	kΩ
Digital outputs						
PORT2, PCI	K, DOBM					
V _{OL}	LOW level output voltage	I _{OL} = 2.8 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage	I _{OH} = 800 μA	2.4	-	V _{DD}	V
CL	load capacitance		-	_	50	pF
Crystal oscillator						
f _c	crystal frequency		-	8.192	-	MHz
gm	mutual conductance	at 100 kHz	1.5	_	-	mA/V
Av	small signal gain	Av = gm.Ro	3.5	_	-	V/V
CI	input capacitance		-	-	10	pF
C _{FB}	feedback capacitance		_	_	5	pF
Co	output capacitance		_	_	10	pF
XIN			_	•	•	•
V _{IL}	LOW level input voltage		0	-	1	V
V _{IH}	HIGH level input voltage		3.5	-	V _{DD}	V
ILI	input leakage current		-10	-	+10	μA
CI	input capacitance		-	-	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital filter	specification			1	1	
f _s	output sample frequency		_	128	_	kHz
PR	pass band ripple	at 0 Hz to 15 kHz	_	-	±0.01	dB
SBA	stop band attenuation	at f ≥17 kHz	30	-	_	dB
Digital de-e	mphasis	•		•		
DEV	deviation from ideal		_	_	±0.09	dB
ANALOG SE	ECTION (measured at V _{DD} = 5 V a	and T _{amb} = 25 °C)		Į	1	
Reference v	oltage buffer					
VRC output	-					
V _{rc}	voltage reference at VRC	see Fig.10	0.45V _{DDAR}	0.5V _{DDAR}	0.55V _{DDAR}	V
DACs		·		•		
V _{REF} input						
V _{ref}	reference input voltage		-	0.5V _{DD}	-	V
Switching o	perational amplifiers	•				
CL	output load capacitance		_	-	300	pF
RL	output load resistance		3	-	-	kΩ
Z _O	output impedance		_	150	-	Ω
G	output gain		-0.35	0	+0.35	dB
PSRR	power supply rejection ratio		_	40	_	dB
External inpu	uts selected (FML, FMR, EXTL, EX	XTR)				
V _{ain}	input voltage level (RMS value)		_	-	1.1	V
S/N	signal-to-noise ratio (relative to 1 V RMS, unity gain)	FM or EXT	90	100	-	dB
THD	total harmonic distortion (unity gain, O/P = 1 V RMS)	FM or EXT	-	-90	-70	dB
СНМ	channel matching	FM or EXT, 1 kHz	_	0	0.5	dB
NICAM inputs selected (INTL, INTR)						
V _{ain}	input voltage level (RMS value)	at 0 dB; V _{REF} = 2.5 V	0.9	1.0	1.1	V
THD+N	total harmonic distortion plus noise	NICAM 728; notes 2 and 3	-	-80	-75	dB
СНМ	channel matching	0 dB, 1 kHz	_	0	0.5	dB
DIGS	digital silence level	MUTE on	-	-80	-	dB
Timing (all timing values refer to V _{IH} and V _{IL} levels)						1
DATA with re	espect to PCLK (see Fig.7)					
t _{SU;DAT}	data set-up time		100	_	_	ns
t _{HD;DAT}	data hold time		250	-	-	ns

SAA7282

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
SDA with re	SDA with respect to SCL (see Fig.8)						
f _{SCL}	SCL clock frequency		0	_	400	kHz	
t _{BUF}	bus free time		1300	_	-	ns	
t _{HD;STA}	start code hold time		600	-	-	ns	
t _{LOW}	SCL clock LOW time		1300	-	-	ns	
t _{HIGH}	SCL clock HIGH time		600	_	-	ns	
t _{SU;STA}	start code set-up time		600	-	-	ns	
t _{HD;DAT}	data hold time	note 4	0	-	-	ns	
t _{SU;DAT}	data set-up time	note 5	100	_	-	ns	
t _r	SDA and SCL rise time		50	-	300	ns	
t _f	SDA and SCL fall time		50	-	300	ns	
t _{SU;STO}	stop code set-up time		600	-	-	ns	
t _{of}	output fall time	note 6	50	_	200	ns	

Notes

- 1. Outputs OPL and OPR are measured with external components as recommended in Fig.11.
- 2. Total analog performance is limited by dynamic range of the NICAM 728 system. Due to compansion the quantization noise is never lower than approximately -62 dB with respect to the input level.
- 3. Measured with a -30 dB, 1 kHz NICAM 728 input signal.
- 4. Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.
- 5. If a fast I²C-bus device is used in an up to 100 kbit/s I²C-bus system, then the requirement t_{SU;DAT} ≥250 ns is always fulfilled if this device cannot stretch the LOW level of the SCL signal. If a device stretches the LOW level of the SCL signal, then data to SD9A must be asserted (t_{RD(max)} + t_{SU;DAT}) = 1000 + 250 = 1250 ns before the SCL signal is released to be compatible with the up to 100 kbit/s I²C-bus specification.
- 6. The output fall time is measured between 3.0 V and 1.5 V for a bus capacitance of 400 pF and an active pull-up.













PACKAGE OUTLINES

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)



SAA7282

SOT232-1

Philips Semiconductors



SAA7282



SOT205-1

SAA7282

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

SDIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 $^{\circ}$ C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\,max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

QFP

REFLOW SOLDERING

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary from 50 to 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheat for 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Terrestrial Digital Sound Decoder (TDSD2)

DEFINITIONS

Data sheet status				
Objective specification	Objective specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	Product specification This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				
Where application information is given, it is advisory and does not form part of the specification.				

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.