

SCAN90004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis and IEEE 1149.6


General Description

The SCAN90004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable pre-emphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on National's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs are internally terminated with a 100 Ω resistor to improve performance and minimize board space. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and high-speed differential LVDS interconnects. The 3.3V supply, CMOS process, and LVDS I/O ensure stable high performance at low power over the entire industrial -40 to +85°C temperature range.


Features

- 1.5 Gbps maximum data rate per channel
- Configurable pre-emphasis drives lossy backplanes and cables
- Low output skew and jitter
- Hot plug protection
- LVDS/CML/LVPECL compatible input, LVDS output
- On-chip 100 Ω input and output termination
- 15 kV ESD protection on LVDS inputs and outputs
- IEEE 1149.1 and 1149.6 compliant
- Fault Insertion
- Single 3.3V supply
- Very low power consumption
- Industrial -40 to +85°C temperature range
- Small TQFP Package Footprint
- Evaluation Kit Available
- See DS90LV004 for non-JTAG version




Typical Application

Block and Connection Diagrams







Pin Name	TQFP Pin Number	I/O, Type	Description	
DIFFERE	NTIAL INPUTS			
IN0+	13	I, LVDS	Channel 0 inverting and non-inverting differential inputs.	
IN0-	14			
IN1+	15	I, LVDS	Channel 1 inverting and non-inverting differential inputs.	
IN1–	16			
IN2+	19	I, LVDS	Channel 2 inverting and non-inverting differential inputs.	
IN2-	20			
IN3+	21	I, LVDS	Channel 3 inverting and non-inverting differential inputs.	
IN3–	22			
DIFFERE	NTIAL OUTPUTS			
OUT0+	48	O, LVDS	Channel 0 inverting and non-inverting differential outputs. (Note 1)	
OUT0-	47			
OUT1+	46	O, LVDS	Channel 1 inverting and non-inverting differential outputs. (Note	
OUT1-	45			
OUT2+	42	O, LVDS	Channel 2 inverting and non-inverting differential outputs. (Note 1)	
OUT2-	41			
OUT3+	40	O, LVDS	Channel 3 inverting and non-inverting differential outputs. (Note	
OUT3-	39			
DIGITAL	CONTROL INTERFACE			
PWDN	12	I, LVTTL	A logic low at PWDN activates the hardware power down mode.	
PEM0	1	I, LVTTL	Pre-emphasis Control Inputs (affects all Channels)	
PEM1	2			
TDI	34	I, LVTTL	Test Data Input to support IEEE 1149.1 features	
TDO	35	O, LVTTL	Test Data Output to support IEEE 1149.1 features	
TMS	27	I, LVTTL	Test Mode Select to support IEEE 1149.1 features	
ТСК	26	I, LVTTL	Test Clock to support IEEE 1149.1 features	
TRST	25	I, LVTTL	Test Reset to support IEEE 1149.1 features	
POWER			•	
V _{DD}	3, 4, 5, 7, 10, 11, 28, 29, 32, 33	I, Power	V _{DD} = 3.3V, ±5%	
GND	8, 9, 17, 18, 23, 24, 37, 38, 43, 44	I, Power	Ground	
N/C	6, 30, 31, 36	1	No Connect	

Note 1: The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the SCAN90004 device have been optimized for point-to-point backplane and cable applications.

SCAN90004

Absolute Maximum Ratings (Note 2)

	-
Supply Voltage (V _{DD})	-0.3V to +4.0V
CMOS Input Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Receiver Input Voltage (Note 3)	-0.3V to (V _{DD} +0.3V)
LVDS Driver Output Voltage	-0.3V to (V _{DD} +0.3V)
LVDS Output Short Circuit Current	+40 mA
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Solder, 4sec)	260°C
Max Pkg Power Capacity @ 25°C	1.64W
Thermal Resistance (θ _{JA})	76°C/W
Package Derating above +25°C	13.2mW/°C

ESD Last Passing Voltage	
HBM, 1.5kΩ, 100pF	15kV
EIAJ, 0Ω, 200pF	250V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.15V to 3.45V
Input Voltage (V _I) (Note 3)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	
Industrial	–40°C to +85°C

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of products outside of recommended operation conditions.

Note 3: V_{ID} max < 2.4V

Electrical Characteristics

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Мах	Units
LVTTL DO	SPECIFICATIONS (PWDN, PEN	10, PEM1, TDI, TDO, TCK, TMS, TRST)	-			
V _{IH}	High Level Input Voltage		2.0		V_{DD}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μA
I	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μA
I _{ILR}	Low Level Input Current	TDI, TMS, TRST	-40		-200	μA
C _{IN1}	Input Capacitance	Any Digital Input Pin to V _{SS}		3.5		pF
C _{OUT1}	Output Capacitance	Any Digital Output Pin to V _{SS}		5.5		pF
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA	-1.5	-0.8		V
V _{OH}	High Level Output Voltage	I _{OH} = –12 mA, V _{DD} = 3.15 V	2.4			V
	(TDO)	I _{OH} = −100 μA, V _{DD} = 3.15 V	V _{DD} -0.2			V
V _{OL}	Low Level Output Voltage	I _{OL} = 12 mA, V _{DD} = 3.15 V			0.5	V
	(TDO)	I _{OL} = 100 μA, V _{DD} = 3.15 V			0.2	V
I _{os}	Output Short Circuit Current	TDO	-15		-125	mA
I _{oz}	Output TRI-STATE Current	TDO	-10		+10	μA
LVDS INP	UT DC SPECIFICATIONS (INn±)		_!			I
V _{TH}	Differential Input High Threshold (Note 5)	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$		0	100	mV
V _{TL}	Differential Input Low Threshold (Note 5)	V _{CM} = 0.8V to 3.4V, V _{DD} = 3.45V	-100	0		mV
V _{ID}	Differential Input Voltage	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$	100		2400	mV
V _{CMR}	Common Mode Voltage Range	V _{ID} = 150 mV, V _{DD} = 3.45V	0.05		3.40	V
C _{IN2}	Input Capacitance	IN+ or IN– to V _{SS}		5.2		pF
I _{IN}	Input Current	$V_{IN} = 3.45V, V_{DD} = V_{DDMAX}$	-10		+10	μA
		$V_{IN} = 0V, V_{DD} = V_{DDMAX}$	-10		+10	μA

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
LVDS OU	TPUT DC SPECIFICATIONS (OU	Tn±)				
V _{OD}	Differential Output Voltage, 0% Pre-emphasis (Note 5)	$R_L = 100\Omega$ external resistor between OUT+ and OUT-		500	600	mV
ΔV _{OD}	Change in V _{OD} between Complementary States				35	mV
V _{os}	Offset Voltage (Note 6)		1.05	1.18	1.475	V
ΔV _{OS}	Change in V _{OS} between Complementary States	-	-35		35	mV
I _{os}	Output Short Circuit Current	OUT+ or OUT- Short to GND		-60	-90	mA
C _{OUT2}	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE		5.5		pF
	CURRENT (Static)					
I _{CC}	Supply Current	All inputs and outputs enabled and active, terminated with external differential load of 100Ω between OUT+ and OUT-, 0% pre-emphasis		117	140	mA
I _{ccz}	Supply Current - Power Down Mode	PWDN = L, 0% pre-emphasis		2.7	6	mA
SWITCHI	NG CHARACTERISTICS-LVDS	OUTPUTS				
t _{LHT}	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mb/s, measure between 20% and 80% of V _{OD} . (Note 11)		210	300	ps
t _{HLT}	Differential High to Low Transition Time			210	300	ps
t _{PLHD}	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% V _{OD} between input to output.		2.0	3.2	ns
t _{PHLD}	Differential High to Low Propagation Delay			2.0	3.2	ns
t _{SKD1}	Pulse Skew	It _{PLHD} -t _{PHLD} I (Note 11)		25	80	ps
t _{skcc}	Output Channel to Channel Skew	Difference in propagation delay (t _{PLHD} or t _{PHLD}) among all output channels. (Note 11)		50	125	ps
t _{SKP}	Part to Part Skew (Note 11)	Common edge, parts at same temp and V_{CC} (Note 11)			1.1	ns
t _{JIT}	Jitter (0% Pre-emphasis) (Note 7)	RJ - Alternating 1 and 0 at 750 MHz (Note 8)		1.1	1.5	psrms
		DJ - K28.5 Pattern, 1.5 Gbps (Note 9)		43	62	psp-p
		TJ - PRBS 2 ²³ -1 Pattern, 1.5 Gbps (Note 10)		35	85	psp-p
t _{ON}	LVDS Output Enable Time	Time from PWDN to OUT± change from TRI- STATE to active.			300	ns
t _{OFF}	LVDS Output Disable Time	Time from PWDN to OUT± change from active to TRI-STATE.			12	ns

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Мах	Units
SWITCHI	NG CHARACTERISTICS—SCAN	FEATURES				
f _{MAX}	Maximum TCK Clock Frequency	R _L = 500Ω,	25.0			MHz
t _s	TDI to TCK, H or L	C _L = 35 pF	3.0			ns
t _H	TDI to TCK, H or L		0.5			ns
t _s	TMS to TCK, H or L		2.5			ns
t _H	TMS to TCK, H or L		0.5			ns
t _w	TCK Pulse Width, H or L		10.0			ns
t _w	TRST Pulse Width, L		2.5			ns
t _{REC}	Recovery Time, TRST to TCK		1.0			ns

Note 4: Typical parameters are measured at V_{DD} = 3.3V, T_A = 25°C. They are for reference purposes, and are not production-tested.

Note 5: Differential output voltage V_{OD} is defined as ABS(OUT+-OUT-). Differential input voltage V_{ID} is defined as ABS(IN+-IN-).

Note 6: Output offset voltage V_{OS} is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.

Note 7: Jitter is not production tested, but guaranteed through characterization on a sample basis.

Note 8: Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = V_{ID} = 500mV, 50% duty cycle at 750MHz, $t_r = t_f = 50$ ps (20% to 80%).

Note 9: Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage = V_{ID} = 500mV, K28.5 pattern at 1.5 Gbps, $t_r = t_f = 500$ s (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 110000101).

Note 10: Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter has been subtracted. The input voltage = V_{ID} = 500mV, 2²³-1 PRBS pattern at 1.5 Gbps, $t_r = t_f = 50ps$ (20% to 80%).

Note 11: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

Feature Descriptions

INTERNAL TERMINATIONS

The SCAN90004 has integrated termination resistors on both the input and outputs. The inputs have a 100Ω resistor across the differential pair, placing the receiver termination as close as possible to the input stage of the device. The LVDS outputs also contain an integrated 100Ω ohm termination resistor, this resistor is used to reduce the effects of Near End Crosstalk (NEXT) and does not take the place of the 100 ohm termination at the inputs to the receiving device. The integrated terminations improve signal integrity and decrease the external component count resulting in space savings.

OUTPUT CHARACTERISTICS

The output characteristics of the SCAN90004 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

POWERDOWN MODE

The PWDN input activates a hardware powerdown mode. When the powerdown mode is active (PWDN=L), all input and output buffers and internal bias circuitry are powered off and disabled. Outputs are tri-stated in powerdown mode. JTAG Circuitry is active per the IEEE standard, but does not switch unless TCK is toggling. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics

PRE-EMPHASIS

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. Two pins are used to select the preemphasis level for all outputs: off, low, medium, or high.

PEM1	PEM0	Pre-Emphasis
0	0	Off
0	1	Low
1	0	Medium
1	1	High

Pre-emphasis Control Selection Table

INPUT FAILSAFE BIASING

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to V_{DD} thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the 5k Ω to 15k Ω range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194 "Failsafe Biasing of LVDS Interfaces" for more information.

Design-for-Test (DfT) Features

IEEE 1149.1 (JTAG) SUPPORT

The SCAN90004 supports a fully compliant IEEE 1149.1 interface. The Test Access Port (TAP) provides access to boundary scan cells at each LVTTL I/O on the device for interconnect testing. Differential pins are included in the same boundary scan chain but instead contain IEEE1149.6 cells. IEEE1149.6 is the improved IEEE standard for testing highspeed differential signals.

Refer to the BSDL file located on National's website for the details of the SCAN90004 IEEE 1149.1 implementation.

IEEE 1149.6 SUPPORT

AC-coupled differential interconnections on very high speed (1+ Gbps) data paths are not testable using traditional IEEE 1149.1 techniques. The IEEE 1149.1 structures and methods are intended to test static (DC-coupled), single ended networks. IEEE1149.6 is specifically designed for testing high-speed differential, including AC coupled networks.

The SCAN90004 is intended for high-speed signalling up to 1.5 Gbps and includes IEEE1149.6 on all differential inputs and outputs.


FAULT INSERTION

Fault Insertion is a technique used to assist in the verification and debug of diagnostic software. During system testing faults are "injected" to simulate hardware failure and thus help verify the monitoring software can detect and diagnose these faults. In the SCAN90004 an IEEE1149.1 "stuck-at" instruction can create a stuck-at condition, either high or low, on any pin or combination of pins. A more detailed description of the stuck-at feature can be found in NSC Applications note AN-1313.

Application Information


INPUT INTERFACING

The SCAN90004 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the SCAN90004 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the SCAN90004 inputs are internally terminated with a 100 Ω resistor.




OUTPUT INTERFACING

The SCAN90004 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical SCAN90004 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

Typical Performance Characteristics



20113041


20113042 Dynamic power supply current was measured while running a clock or PRBSTotal Jitter measured at 0V differential while running a PRBS 223-1 pattern with 2²³-1 pattern with all 4 channels active. $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, $V_{ID} = 0.5V$, a single channel active. $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, $V_{ID} = 0.5V$, 0% Pre-emphasis $V_{CM} = 1.2V$



20113011


Total Jitter measured while SCAN90004 output is driving a PRBS 27-1 NRZ pat-Total Jitter measured at SCAN90004 receiver outputs after receiving a PRBS term with a single active channel across a Beldon 1700A cable. $V_{CC} = 3.3V$, $T_A = 2^{7-1}$ NRZ pattern over the specified cable length. $V_{CC} = 3.3V$, $T_A = +25^{\circ}$ C, $V_{ID} = 0.5V$, 0% Pre-emphasis. Data measured at end of specified cable0.5V, data collected at receiver outputs, receiver located at end of specified Beldon 1700A cable length. lenath.


20113012



Total Jitter measured at 0V differential while running a PRBS 2²³⁻¹ pattern with a single channel active. V_{CC} = 3.3V, V_{ID} = 0.5V, V_{CM} = 1.2V, 1.5 Gbps data rate, 0% Pre-emphasis

Positive Edge Transition vs. Pre-emphasis Level





Notes

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560