

January 1993 Revised August 2000

SCAN182373A

Transparent Latch with 25 Ω Series Resistor Outputs

General Description

The SCAN182373A is a high performance BiCMOS transparent latch featuring separate data inputs organized into dual 9-bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features


- IEEE 1149.1 (JTAG) Compliant
- High performance BiCMOS technology
- \blacksquare 25 Ω series resistor outputs eliminate need for external terminating resistors
- Buffered active-low latch enable
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN182373ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ALE, BLE	Data Inputs
ALE, BLE	Latch Enable Inputs
\overline{AOE}_1 , \overline{BOE}_1	3-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	3-STATE Latch Outputs



Truth Tables

	Inputs		40 (0.9)
ALE	†AOE₁	AI (0-8)	AO (0–8)
X	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	AO_0

H = HIGH	Voltage	Leve
----------	---------	------

- L = LOW Voltage Level
- X = Immaterial Z = High Impedance

	Inputs	BO (0-8)		
BLE	†BOE ₁	BI (0-8)	BO (0-8)	
X	Н	Х	Z	
Н	L	L	L	
Н	L	Н	Н	
L	L	Х	BO_0	

AO₀ = Previous AO before H-to-L transition of ALE

BO₀ = Previous BO before H-to-L transition of BLE


† = Inactive-to-active transition must occur to enable outputs upon power-up.

Functional Description


The SCAN182373A consists of two sets of nine D-type latches with 3-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs $(AI_{(0-8)} \text{ or } BI_{(0-8)})$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on

the inputs a set-up time preceding the HIGH-to-LOW transition of the Latch Enable. The 3-STATE standard outputs are controlled by the Output Enable (\overline{AOE}_1 or \overline{BOE}_1) input. When Output Enable is LOW, the standard outputs are in the 2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.

Logic Diagram



 AO_0 or BO_0 AO_1 or BO_1 AO_2 or BO_2 AO_3 or BO_3 AO_4 or BO_4 AO_5 or BO_5 AO_6 or BO_6 AO_7 or BO_7 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data

Scan cell TYPE 1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition



SCAN182373A Product IDCODE (32-Bit Code per IEEE 1149.1)

Version	Entity	Part	Manufacturer	Required by
		Number	ID	1149.1
0000	111111	0000001000	00000001111	1
MSB				LSB

The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR \rightarrow EXIT1-IR \rightarrow UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.


Instruction Register Scan Chain Definition




$\text{MSB} \to \text{LSB}$


Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
11111111	BYPASS
All Others	BYPASS


Scan Cell TYPE1



Scan Cell TYPE2







BOUNDARY-SCAN Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
41	AOE ₁	3	Input	TYPE1	
40	ALE	54	Input	TYPE1	
39	AOE		Internal	TYPE2	Control
38	BOE ₁	26	Input	TYPE1	Signals
37	BLE	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	Al ₀	55	Input	TYPE1	
34	Al ₁	53	Input	TYPE1	
33	Al ₂	52	Input	TYPE1	
32	Al ₃	50	Input	TYPE1	
31	Al ₄	49	Input	TYPE1	A-in
30	Al ₅	47	Input	TYPE1	
29	Al ₆	46	Input	TYPE1	
28	Al ₇	44	Input	TYPE1	
27	Al ₈	43	Input	TYPE1	
26	BI ₀	42	Input	TYPE1	
25	BI ₁	41	Input	TYPE1	
24	BI ₂	39	Input	TYPE1	
23	BI ₃	38	Input	TYPE1	
22	BI ₄	36	Input	TYPE1	B-in
21	BI ₅	35	Input	TYPE1	
20	BI ₆	33	Input	TYPE1	
19	BI ₇	32	Input	TYPE1	
18	BI ₈	30	Input	TYPE1	
17	AO ₀	2	Output	TYPE2	
16	AO ₁	4	Output	TYPE2	
15	AO ₂	5	Output	TYPE2	
14	AO ₃	7	Output	TYPE2	
13	AO ₄	8	Output	TYPE2	A-out
12	AO ₅	10	Output	TYPE2	
11	AO ₆	11	Output	TYPE2	
10	AO ₇	13	Output	TYPE2	
9	AO ₈	14	Output	TYPE2	
8	BO ₀	15	Output	TYPE2	
7	BO ₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
5	BO ₃	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	B-out
3	BO ₅	22	Output	TYPE2	
2	BO ₆	24	Output	TYPE2	
1	BO ₇	25	Output	TYPE2	
0	BO ₈	27	Output	TYPE2	

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C

 $\begin{tabular}{lll} Ambient Temperature under Bias & -55 ^{\circ}C to +125 ^{\circ}C \\ Junction Temperature under Bias & -55 ^{\circ}C to +150 ^{\circ}C \\ \end{tabular}$

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \\ \end{array}$

Voltage Applied to Any Output

% in Disabled or Power-Off State $$-0.5$\rm V to +5.5$\rm V_{CC}$$ in the HIGH State $$-0.5$\rm V to V_{CC}$$

Current Applied to Output

in LOW State (Max) Twice the Rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O) 10V

ESD (HBM) Min 2000V

Free Air Ambient Temperature $-40\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V Minimum Input Edge Rate $(\Delta\text{V}/\Delta\text{t})$ Data Input $50\,\text{mV/ns}$ Enable Input $20\,\text{mV/ns}$

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit of current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parame	eter	v _{cc}	Min	Тур	Max	Units	Conditions
V _{IH}	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V _{IL}	Input LOW Voltage					0.8	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Vol	tage Output	Min			-1.2	V	I _{IN} = -18 mA
V _{OH}	HIGH Voltage		Min	2.5			V	$I_{OH} = -3 \text{ mA}$
			Min	2.0			V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		Min			0.8	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current	All Others	Max			5	μΑ	V _{IN} = 2.7V (Note 3)
			Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μΑ	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Br	eakdown Test	Max			7	μΑ	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Br	eakdown Test (I/O)	Max			100	μΑ	V _{IN} = 5.5V
I _{IL}	Input LOW Current	All Others	Max			-5	μА	V _{IN} = 0.5V (Note 3)
			Max			-5	μΑ	$V_{IN} = 0.0V$
		TMS, TDI	Max			-385	μΑ	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test		0.0	4.75			V	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Curre	nt	Max			50	μА	V _{OUT} = 2.7V
I _{IL} + L _{OZL}	Output Leakage Curre	nt	Max			-50		V _{OUT} = 0.5V
l _{ozh}	Output Leakage Curre	nt	Max			50	μΑ	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Curre	nt	Max			-50	μΑ	V _{OUT} = 0.5V
los	Output Short-Circuit Co	urrent	Max	-100		-275	mA	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage	Current	Max			50	μΑ	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test		0.0			100	μΑ	V _{OUT} = 5.5V
								All Others Grounded
Іссн	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
		Ī	Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current		Max			65	mA	V _{OUT} = LOW; TDI, TMS = V _{CC}
		Ī	Max			65.8	mA	V _{OUT} = LOW; TDI, TMS = GND
I _{CCZ}	Power Supply Current		Max			250	μΑ	TDI, TMS = V _{CC}
			Max			1.0	mA	TDI, TMS = GND
Ісст	Additional I _{CC} /Input	All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS Inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
I _{CCD}	Dynamic I _{CC}	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed not tested.

AC Electrical Characteristics

Normal Operation:

		V _{cc}	T _A	=-40°C to +85	5°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	1.2	3.7	6.5	no
t _{PHL}	D to Q		2.0	4.5	7.4	ns
t _{PLH}	Propagation Delay	5.0	1.3	4.1	7.4	no
t _{PHL}	LE to Q		1.8	4.5	7.3	ns
t _{PLZ}	Disable Time	5.0	1.6	4.9	9.0	ns
t _{PHZ}			1.8	6.0	10.7	115
t _{PZL}	Enable Time	5.0	1.6	6.0	9.5	ns
t _{PZH}			1.0	5.0	9.3	115

Note 4: Voltage Range 5.0V ± 0.5V

AC Operating Requirements

Normal Operation:

Symbol	Parameter	V _{CC} (V) (Note 5)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
J	Setup Time, H or L Data to LE	5.0	1.7	ns
t _H	Hold Time, H or L LE to Data	5.0	1.6	ns
t _W	LE Pulse Width	5.0	2.3	ns

Note 5: Voltage Range 5.0V ±0.5V

AC Electrical Characteristics

Scan Test Operation:

		V _{cc}	T _A				
Symbol	Parameter	(V)		$C_L = 50 pF$		Units	
		(Note 6)	Min	Тур	Max		
PLH	Propagation Delay	5.0	3.6	5.8	8.6	ns	
PHL	TCK to TDO		4.8	7.4	10.6	115	
t _{PLZ}	Disable Time	5.0	2.7	5.6	9.0	ns	
t _{PHZ}	TCK to TDO		4.0	7.1	10.9	113	
t _{PZL}	Enable Time	5.0	5.2	8.6	12.5		
t _{PZH}	TCK to TDO		3.6	6.6	10.1	ns	
t _{PLH}	Propagation Delay		3.9	6.4	9.5		
t _{PHL}	TCK to Data Out during Update-DR State	5.0	5.1	8.0	11.6	ns	
t _{PLH}	Propagation Delay		4.7	7.7	11.3		
t _{PHL}	TCK to Data Out during Update-IR State	5.0	5.7	9.1	13.1	ns	
t _{PLH}	Propagation Delay	5.0	5.5	9.2	13.6		
t _{PHL}	TCK to Data Out during Test Logic Reset State		6.7	10.7	15.6	ns	
t _{PLZ}	Disable Time		4.1	7.7	12.1		
t _{PHZ}	TCK to Data Out during Update-DR State	5.0	4.7	8.4	12.7	ns	
t _{PLZ}	Disable Time		4.2	8.3	13.5		
t _{PHZ}	TCK to Data Out during Update-IR State	5.0	4.7	9.0	14.0	ns	
t _{PLZ}	Disable Time	5.0	5.5	10.1	15.6		
t _{PHZ}	TCK to Data Out during Test Logic Reset State		6.3	10.8	16.2	ns	
t _{PZL}	Enable Time		5.8	9.6	14.2		
t _{PZH}	TCK to Data Out during Update-DR State	5.0	4.3	7.7	11.7	ns	
t _{PZL}	Enable Time		6.1	11.0	16.0		
t _{PZH}	TCK to Data Out during Update-IR State	5.0	4.7	9.0	13.7	ns	
t _{PZL}	Enable Time	5.0	7.3	12.5	18.3		
t _{PZH}	TCK to Data Out during Test Logic Reset State		5.8	10.5	15.8	ns	

AC Operating Requirements

Scan		

Symbol	Parameter	V _{CC} (V) (Note 7)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
t _S	Setup Time, Data to TCK (Note 8)	5.0	2.7	ns
t _H	Hold Time, Data to TCK (Note 8)	5.0	2.4	ns
t _S	Setup Time, H or L AOE ₁ , BOE ₁ to TCK (Note 9)	5.0	5.1	ns
t _H	Hold Time, H or L TCK to AOE ₁ , BOE ₁ (Note 9)	5.0	1.8	ns
t _S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 10)	5.0	3.5	ns
t _H	Hold Time, H or L TCK to Internal AOE, BOE (Note 10)	5.0	1.8	ns
t _S	Setup Time ALE, BLE (Note 11) to TCK	5.0	5.1	ns
t _H	Hold Time TCK to ALE, BLE (Note 11)	5.0	1.8	ns
t _S	Setup Time, H or L TMS to TCK	5.0	7.9	ns
t _H	Hold Time, H or L TCK to TMS	5.0	1.8	ns
t _S	Setup Time, H or L TDI to TCK	5.0	6.0	ns
t _H	Hold Time, H or L TCK to TDI	5.0	3.0	ns
t _W	Pulse Width TCK H	5.0	10.3 10.3	ns
f _{MAX}	Maximum TCK Clock Frequency	5.0	50	MHz
t _{PU}	Wait Time, Power Up to TCK Power Down Delay	5.0 0.0	100 100	ns ms

Note 7: Voltage Range $5.0V \pm 0.5V$.

Note 8: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 9: Timing pertains to BSR 38 and 41 only.

Note 10: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 11: Timing pertains to BSR 37 and 40 only.

 $\textbf{Note:} \ \textbf{All Input Timing Delays involving TCK} \ are \ measured \ from \ the \ rising \ edge \ of \ TCK.$

Capacitance

Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.8	pF	V _{CC} = 0.0V
C _{OUT}	Output Capacitance (Note 12)	13.8	pF	V _{CC} = 5.0V

Note 12: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012

Physical Dimensions inches (millimeters) unless otherwise noted 0.720 - 0.730 [18.30 - 18.54] - A -0.398 - 0.417 [10.10 - 10.60] LEAD #1 ⊕ 0.010[0.25] C B S AS IDENT 0.291 - 0.299 [7.40 - 7.59] - B -0.005 - 0.009 [0.13 - 0.22] 0.020 ±0.003 [0.51 ±0.08] → 0.025 [0.635] TYP GAUGE PLANE 0.008 - 0.012 [0.21 - 0.30] 0.010 0.020 - 0.040 [0.51 - 1.01] ⊕ 0.0031[0.08] W C A S B S DETAIL E TYP 45° x [0.39 - 0.63] 0.096 - 0.108 SEATING PLANE SEE DETAIL E 0.004[0.10] 0.025 [0.635] TYP

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Package Number MS56A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com