

FAIRCHILD	
SEMICONDUCTOR	M

October 1991 Revised April 2000 CAN18541T Non-Inverting Line Driver with 3-STATE Outputs

SCAN18541T Non-Inverting Line Driver with 3-STATE Outputs

General Description

The SCAN18541T is a high speed, low-power line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented paired output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Dual output enable signals per byte
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN18541TSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Devices also available	in Tane and Reel Specify	by appending the suffix letter "X" to the ordering code

Connection Diagram

	lagram		
	\bigcirc		
TMS —	1	56	— TDI
A0 ₀ —	2	55	— Al _o
AOE1	3	54	- AOE2
۸0 ₁ —	4	53	— Al _l
A02 -	5	52	- Al ₂
GND -	6	51	- GND
A03 -	7	50	- Al ₃
A04 -	8	49	- AI4
V _{cc} —	9	48	— v _{cc}
А0 ₅ —	10	47	— AI5
A0 ₆ -	11	46	— Al ₆
GND —	12	45	- GND
A07 -	13	44	- Al-7
A0 ₈ —	14	43	— AI8
во ₀ —	15	42	— ві _о
во ₁ —	16	41	— вц
GND —	17	40	- GND
во ₂ —	18	39	— Bl ₂
во ₃ —	19	38	- BI3
v _{cc} –	20	37	- V _{cc}
в0 ₄ —	21	36	— BI ₄
во ₅ —	22	35	- BI5
GND -	23	34	- GND
B0 ₆ —	24	33	— ві ₆
во ₇ —	25	32	— ві ₇
BOE1	26	31	- BOE2
во ₈ —	27	30	— ві ₈
TDO —	28	29	— тск
I			


Pin Names

	and the first of the second	022
Pin Names	Description	
Al ₍₀₋₈₎	Input Pins, A Side	
BI ₍₀₋₈₎	In <mark>put</mark> Pins, B Side	
AOE ₁ , AOE ₂	3-STATE Output Enable Input Pins,	A Side
BOE ₁ , BOE ₂	3-STATE Output Enable Input Pins,	B Side
AO ₍₀₋₈₎	Output Pins, A Side	
AO ₍₀₋₈₎	Output Pins, B Side	

Truth Tables

	Inputs							
AOE ₁	AOE ₂	Al _(0–8)	AO ₍₀₋₈₎					
L	L	Н	H					
Н	Х	Х	Z					
Х	н	Х	Z					
-L/6	L	L	L					
	PO							
	Inputs							
BOE ₁	BOE ₂	BI ₍₀₋₈₎	BO ₍₀₋₈₎					
BOE ₁		ВІ _(0–8) Н	- ВО ₍₀₋₈₎ Н					
BOE ₁ L H								
L	BOE ₂	Н	Н					






Description of Boundary-Scan Circuitry


The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.




The INSTRUCTION register is an 8-bit register which captures the default value of 10000001. The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18541T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.




MSB→LSB

Instruction Code	Instruction				
0000000	EXTEST				
1000001	SAMPLE/PRELOAD				
10000010	CLAMP				
00000011	HIGH-Z				
All Others	BYPASS				



SCAN18541T



Description of Boundary-Scan Circuitry (Continued) Boundary-Scan Register Definition Index									
	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type			
	41	AOE ₁	3	Input	TYPE1	Control			
	40	AOE ₂	54	Input	TYPE1	Signals			
	39	AOE		Internal	TYPE2				
	38	BOE ₁	26	Input	TYPE1				
	37	BOE ₂	31	Input	TYPE1				
	36	BOE		Internal	TYPE2				
	35	Alo	55	Input	TYPE1	A–in			
	34	Al ₁	53	Input	TYPE1				
	33	Al ₂	52	Input	TYPE1				
	32	Al ₃	50	Input	TYPE1				
	31	Al ₄	49	Input	TYPE1				
	30	AI ₅	47	Input	TYPE1				
	29	AI ₆	46	Input	TYPE1				
	28	Al ₇	44	Input	TYPE1				
	27	AI ₈	43	Input	TYPE1				
	26	Blo	42	Input	TYPE1	B–in			
	25	BI ₁	41	Input	TYPE1				
	24	Bl ₂	39	Input	TYPE1				
	23	BI ₃	38	Input	TYPE1				
	22	BI ₄	36	Input	TYPE1				
	21	BI ₅	35	Input	TYPE1				
	20	BI ₆	33	Input	TYPE1				
	19	BI ₇	32	Input	TYPE1				
	18	BI ₈	30	Input	TYPE1				
	17	AO ₀	2	Output	TYPE2	A-out			
	16	AO ₁	4	Output	TYPE2				
	15	AO ₂	5	Output	TYPE2				
	14	AO ₃	7	Output	TYPE2				
	13	AO ₄	8	Output	TYPE2				
	12	AO ₅	10	Output	TYPE2				
	11	AO ₆	11	Output	TYPE2				
	10	AO ₇	13	Output	TYPE2				
	9	AO ₈	14	Output	TYPE2				
	8	BO ₀	15	Output	TYPE2	B-out			
	7	BO ₁	16	Output	TYPE2				
	6	BO ₂	18	Output	TYPE2				
	5	BO ₃	19	Output	TYPE2				
	4	BO ₄	21	Output	TYPE2				
	3	BO ₅	22	Output	TYPE2				
	2	BO ₆	24	Output	TYPE2				
	1	BO ₇	25	Output	TYPE2				
	0	BO ₈	27	Output	TYPE2				

SCAN18541T

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_1 = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V _{CC} +0.5V
DC Output Source/Sink Current (I _O)	±70 mA
DC V _{CC} or Ground Current	
Per Output Pin	±70 mA
Junction Temperature	
SSOP	+140°C
Storage Temperature	-65°C to +150°C
ESD (Min)	2000V

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC})	
SCAN Products	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	
Note 1: Absolute maximum ratings are those yel	use howard which domage

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

Symbol	Parameter	v _{cc}	T _A =	+ 25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Guaranteed Limits		Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V_{CC} –0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or V_{CC} –0.1V
V _{он}	Minimum HIGH	4.5		3.15	3.15	V	I _{OUT} = -50 μA
	Output Voltage	5.5		4.15	4.15	v	$I_{OUT} = -50 \mu A$
	(Note 3)	4.5		2.4	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4	2.4	v	$I_{OH} = -32 \text{ mA}$
		4.5		2.4		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4		v	$I_{OH} = -24 \text{ mA}$
/ _{OL}	Maximum LOW	4.5		0.1	0.1	V	1 50 4
	Output Voltage	5.5		0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
	(Note 3)	4.5		0.55	0.55		$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55	0.55	V	I _{OL} = 64 mA
	-	4.5		0.55		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55		V	I _{OL} = 48 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
IN	Maximum Input	5.5		2.8	3.6	μA	$V_I = V_{CC}$
TDI, TMS	Leakage			-385	-385	μA	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μΑ	$V_I = GND$
OLD	Minimum Dynamic	5.5		94	94	mA	V _{OLD} = 0.8V Max
I _{OHD}	Output Current (Note 2)			-40	-40	mA	V _{OHD} = 2.0V Mir
OZ	Maximum Output Leakage Current	5.5		±0.5	±5.0	μA	V_{I} (OE) = V_{IL} , V_{II}
OS	Output Short Circuit Current	5.5		-100	-100	mA (min)	$V_{O} = 0V$
СС	Maximum Quiescent Supply Current	5.5		16.0	88	μΑ	V _O = Open TDI, TMS = V _{CC}
		5.5		750	820	μΑ	V _O = Open TDI, TMS = GNI

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	T _A = -	+ 25°C	$T_A=-40^\circ C$ to $+85^\circ C$	Units	Conditions
Cymbol	i arameter	(V)	Тур	Typ Guaranteed Limits		onito	Conditions
CCt	Maximum I _{CC}	5.5		2.0	2.0	mA	$V_{I} = V_{CC} - 2.1V$
	Per Input	5.5		2.15	2.15	mA	$V_I = V_{CC} - 2.1V$ TDI/TMS Pin, Test One with the Other Floating

Note 2: Maximum test duration 2.0 ms, one output loaded at a time.

Note 3: All outputs loaded; thresholds associated with output under test.

Noise Specifications

Symbol	Parameter	V _{CC}	T _A =	+25°C	$T_A=-40^\circ C$ to $+85^\circ C$	Units
Symbol		(V)	Тур	Guarante	Guaranteed Limits	
V _{OLP}	Maximum HIGH Output Noise (Note 4)(Note 5)	5.0	1.0	1.5		V
V _{OLV}	Minimum LOW Output Noise (Note 4)(Note 5)	5.0	-0.6	-1.2		V
V _{OHP}	Maximum Overshoot (Note 4)(Note 6)	5.0	V _{OH} +1.0	V _{OH} +1.5		V
V _{OHV}	Minimum V _{CC} Droop (Note 4)(Note 6)	5.0	V _{OH} -1.0	V _{OH} -1.8		V
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.6	2.0	2.0	V
V _{ILD}	Maximum LOW Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.4	0.8	0.8	V

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW. Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 6: Worst case package.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (VILD).

AC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(V)						
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.5		9.0	2.5	9.8	
t _{PHL}	Data to Q		2.5		9.0	2.5	9.8	ns
t _{PLZ} ,	Disable Time	5.0	1.5		10.2	1.5	10.7	-
t _{PHZ}			1.5		10.2	1.5	10.7	ns
t _{PZL} ,	Enable Time	5.0	2.0		11.8	2.0	12.8	20
t _{PZH}			2.0		9.5	2.0	10.5	ns

Note 8: Voltage Range 5.0 is 5.0V \pm 0.5V.

www.fairchildsemi.com

F	ľ
4	
١ <u>Ô</u>	
<u>∞</u>	
Ξ	
Ā	
Ũ	
S	I

AC Electrical Characteristics

Scan Test Operation: $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ ٧_{cc} Symbol Parameter (V) $C_L = 50 \ pF$ $C_L = 50 \text{ pF}$ Units (Note 9) Min Тур Max Min Max Propagation Delay 5.0 3.5 13.2 3.5 14.5 t_{PLH}, ns TCK to TDO 3.5 13.2 3.5 14.5 t_{PHL} t_{PLZ}, Disable Time 5.0 2.5 11.5 2.5 11.9 ns TCK to TDO 2.5 2.5 11.9 11.5 t_{PHZ} Enable Time 3.0 14.5 3.0 15.8 5.0 t_{PZL}, ns TCK to TDO 3.0 14.5 3.0 15.8 t_{PZH} t_{PLH}, Propagation Delay 5.0 18.0 5.0 19.8 TCK to Data Out 5.0 t_{PHL} 5.0 18.0 5.0 19.8 ns During Update-DR State t_{PLH}, Propagation Delay 5.0 18.6 5.0 20.2 TCK to Data Out 5.0 5.0 18.6 5.0 20.2 ns t_{PHL} During Update-IR State t_{PLH}, Propagation Delay TCK to Data Out 5.0 5.5 19.9 5.5 21.5 t_{PHL} ns During Test Logic 5.5 5.5 21.5 19.9 Reset State 4.0 4.0 18.2 t_{PLZ}, Propagation Delay 16.4 TCK to Data Out 5.0 4.0 16.4 4.0 18.2 t_{PHZ} ns During Update-DR State Propagation Delay 5.0 19.5 5.0 20.8 t_{PLZ}, TCK to Data Out 5.0 5.0 19.5 5.0 20.8 ns t_{PHZ} During Update-IR State Propagation Delay t_{PLZ}, TCK to Data Out 5.0 5.0 19.9 5.0 21.5 ns t_{PHZ} **During Test Logic** 5.0 19.9 5.0 21.5 Reset State 5.0 20.9 Propagation Delay 5.0 18.9 t_{PZL}, TCK to Data Out 5.0 5.0 18.9 5.0 20.9 ns t_{PZH} During Update-DR State Propagation Delay 6.5 22.4 6.5 24.2 t_{PZL}, t_{PZH} TCK to Data Out 5.0 6.5 22.4 6.5 24.2 ns During Update-IR State Propagation Delay t_{PZL}, TCK to Data Out 5.0 7.0 23.8 7.0 25.7 t_{PZH} ns During Test Logic 7.0 23.8 7.0 25.7 Reset State

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

Note 9: Voltage Range 5.0 is 5.0V \pm 0.5V.

	Operation: Parameter	V _{CC} (V) (Note 10)	$T_A = +25^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
Symbol			$C_L = 50 \ pF$	$C_L = 50 \ pF$	
			Guarar	ĺ	
t _S	Setup Time, H or L	5.0	3.0	3.0	ns
	Data to TCK (Note 11)	5.0	5.0	5.0	115
t _H	Hold Time, H or L	5.0	4.5	4.5	ns
	TCK to Data (Note 11)	5.0	4.5	4.5	115
t _S	Setup Time, H or L	5.0	3.0	3.0	ns
	AOE n, BOEn to TCK (Note 12)	5.0	5.0	5.0	115
t _H	Hold Time, H or L	5.0	4.5	4.5	ns
	TCK to AOE _n , BOE _n (Note 12)	5.0	4.5	4.5	115
t _S	Setup Time, H or L	5.0	3.0	3.0	
	Internal AOE, BOE, to TCK (Note 13)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L	5.0	3.0	3.0	
	TCK to Internal AOE, BOE (Note 13)	5.0	3.0	3.0	ns
t _S	Setup Time, H or L	5.0	0.0		
	TMS to TCK	5.0	8.0	8.0	ns
t _H	Hold Time, H or L	5.0	0.0	0.0	
	TCK to TMS	5.0	2.0	2.0	ns
ts	Setup Time, H or L		4.0	4.0	
	TDI to TCK	5.0	4.0	4.0	ns
t _H	Hold Time, H or L	5.0	4.5	4.5	ns
	TCK to TDI				
t _W	Pulse Width TCK	5.0			
	н		15.0	15.0	ns
	L		5.0	5.0	
f _{MAX}	Maximum TCK				
	Clock Frequency	5.0	25	25	MHz
T _{PU}	Wait Time, Power Up				1
	to TCK	5.0	100	100	ns
T _{DN}	Power Down Delay	0.0	100	100	ms

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 10: Voltage Range 5.0 is 5.0V \pm 0.5V.

Note 11: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35. Note 12: Timing pertains to BSR 37, 38, 40 and 41 only.

Note 13: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

SCAN18541T

~
4
ŝ
ω
ς_
Z
∢
ΰ
S

F

Extended AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = 5.0V C _L = 50 pF 18 Outputs Switching (Note 14)			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 5.0V \pm 0.5V$ $C_L = 250 \text{ pF}$ (Note 5)		Units
		Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	3.0		11.0	4.0	13.0	ns
t _{PHL}	Data to Output	3.0		11.0	4.0	15.0	
t _{PZH} ,	Output Enable Time	2.5		11.5	(Note 16)		ns
t _{PZL}		2.5		14.0			115
t _{PHZ} ,	Output Disable Time	2.0		11.5	(Note 17)		ns
t _{PLZ}		2.0		11.5			
t _{OSHL}	Pin to Pin Skew		0.5	1.0		1.0	
(Note 18)	HL Data to Output		0.5	1.0	1.0		ns
t _{OSLH} (Note 18)	Pin to Pin Skew LH Data to Output		0.5	1.0		1.0	ns

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 15: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 16: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 17: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 18: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.0	pF	V _{CC} = 5.0V
C _{OUT}	Output Pin Capacitance	13.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	34.0	pF	$V_{CC} = 5.0V$

