# High-Speed Analog N-Channel DMOS FETs Improved On -Resistance



## SD310/SD312/SD314

### **FEATURES**

•	High Input to Output Isolation
•	Low On Resistance 15 Ohms @ 15
•	Low Feedthrough and Feedback Transients
•	Low Capacitance:
	— Input (Gate) 2.4pF typ
	— Output
	— Feedback 0.3pF typ
	No Protection Diode from Gate to Substrate for very
	high impedance applications
•	Maximum Gate Voltage

## **APPLICATIONS**

#### SD310:

Analog Switch Driver

## SD312 and SD314:

- Analog Switches
- High-Speed Digital Switches
- Multiplexers
- A to D Converters
- D to A Converters
- Choppers
- Sample & Hold

#### **DESCRIPTION**

The Calogic SD310 is a 30V analog switch driver without a built-in protection diode from gate to substrate for use with SD312 and SD314 DMOS analog switches.

The SD312 is a high performance, high-speed, high-voltage, and low resistance analog switch capable of switching ±5V signals. The maximum threshold of 2V permits simple direct TTL an CMOS driving for small applications.


The SD314 is DMOS analog switch capable of switching ±10V analog signals with all other parameters identical to those of SD312.

All three devices are manufactured with an implanted high-speed, high-voltage, and low resistance double-diffused MOS (DMOS) process. SD310, SD312 and SD314 devices also have no built-in protection diode to enhance performance in high impedance circuits. The devices are available in 4-lead hermetic TO-72 package and in die form for hybrid applications. Custom devices based on SD310, SD312 and SD314 can also be ordered.


# ORDERING INFORMATION

Part	Package	Temperature Range			
SD310DE	Hermetic TO-72 Package	-55°C to +125°C			
SD312DE	Hermetic TO-72 Package	-55°C to +125°C			
SD314DE	Hermetic TO-72 Package	-55°C to +125°C			
XSD310	Sorted Chips in Carriers	-55°C to +125°C			
XSD312	Sorted Chips in Carriers	-55°C to +125°C			
XSD314	Sorted Chips in Carriers	-55°C to +125°C			

## **SCHEMATIC DIAGRAM (Top View)**



Body is internally connected to the case





## SD310/SD312/SD314



## **ABSOLUTE MAXIMUM RATINGS**

IETER	SD310	SD312	SD314	UNIT
Drain-to-source	+30	+10	+20	$V_{dc}$
Source-to-drain*	+10	+10	+20	V <sub>dc</sub>
Drain-to-body	+30	+15	+25	V <sub>dc</sub>
Source-to-body	+15	+15	+25	V <sub>dc</sub>
Gate-to-source	±40	±40	±40	V <sub>dc</sub>
Gate-to-body	±40	±40	±40	V <sub>dc</sub>
Gate-to-drain	±40	±40	±40	V <sub>dc</sub>
	Drain-to-source Source-to-drain* Drain-to-body Source-to-body Gate-to-source Gate-to-body	Drain-to-source +30 Source-to-drain* +10 Drain-to-body +30 Source-to-body +15 Gate-to-source ±40 Gate-to-body ±40	Drain-to-source         +30         +10           Source-to-drain*         +10         +10           Drain-to-body         +30         +15           Source-to-body         +15         +15           Gate-to-source         ±40         ±40           Gate-to-body         ±40         ±40	Drain-to-source         +30         +10         +20           Source-to-drain*         +10         +10         +20           Drain-to-body         +30         +15         +25           Source-to-body         +15         +15         +25           Gate-to-source         ±40         ±40         ±40           Gate-to-body         ±40         ±40         ±40

## **DC ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C, unless other specified.)

SYMBOL	PARAMETER	SD310			SD312			SD314			UNITS	TEST CONDITIONS
STWBOL		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	TEST CONDITIONS
BREAKDOV	VN VOLTAGE											
BVns	Drain-to-source	30	35									$V_{GS}=V_{BS}=0V,I_{D}=10\mu A$
D V D3	Diani to Source	10	25		10	25		20	25			$V_{GS} = V_{BS} = -5V$ , $I_S = 10$ nA
BV <sub>SD</sub>	Source-to drain	10			10			20			V	$V_{GD} = V_{BD} = -5V$ , $I_D = 10$ nA
BV <sub>DB</sub>	Drain-to-body	15			15			25				$V_{GB} = 0V$ , source OPEN, $I_D = 10$ nA
BV <sub>SB</sub>	Source-to-body	15			15			25				$V_{GB}$ = 0V, drain OPEN, $I_S$ = 10 $\mu$ A
LEAKAGE	LEAKAGE CURRENT											
I <sub>DS</sub> (OFF)	F) Drain-to-source		1	10		1	10				nA	$V_{GS} = V_{BS} = -5V$ , $V_{DS} = +10V$
103 (011)									1	10		$V_{GS} = V_{BS} = -5V$ , $V_{DS} = +20V$
I <sub>SD</sub> (OFF)	Source-to-drain		1	10		1	10					$V_{GS} = V_{BD} = -5V$ , $V_{SD} = +10V$
150 (011)	Course to drain								1	10		$V_{GS} = V_{BD} = -5V$ , $V_{SD} = +20V$
I <sub>GBS</sub>	Gate			0.1			0.1			0.1		$V_{DB}=V_{SB}=0V,\ V_{GS}=\pm40V$
VT	Threshold voltage	0.5	1.0	2.0	0.5	1.0	2.0	0.5	1.0	2.0	V	$V_{DS}=V_{GS}=V_T,I_S=1\mu A,V_{SB}=0V$
	Drain-to-source resistance		30	50		30	50		30	50	Ω	$I_D = 1.0 \text{mA}, V_{SB} = 0, V_{GS} = +5 \text{V}$
r <sub>DS</sub> (ON)			20	35		20	35		20	35		$I_D = 1.0 \text{mA}, \ V_{SB} = 0, \ V_{GS} = +10 \text{V}$
			15	25		15			15			$I_D = 1.0 \text{mA}, V_{SB} = 0, V_{GS} = +15 \text{V}$

## **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	SD310			SD312			SD314			UNITS	TEST CONDITIONS	
STWIDOL		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		TEST CONDITIONS	
gfs	Forward transconductance	15	20		15	20		15	20		mmhos	$V_{DS} = 10V$ , $V_{SB} = 0V$ , $I_D = 20mA$ , $f = 1kHz$	
SMALL SIGNAL CAPACITANCES (See capacitance model)													
C <sub>(GS+GD+GB)</sub>	Gate node		2.4	3.7		2.4	3.7		2.4	3.7			
C <sub>(GD+DB)</sub>	Drain node		1.3	1.7		1.3	1.7		1.3	1.7	pF	V <sub>DS</sub> = 10V, f = 1MHz V <sub>GS</sub> = V <sub>BS</sub> = -15V	
C(GS+SB)	Source node		3.5	4.5		3.5	4.5		3.5	4.5	Γ.	$V_{GS} = V_{BS} = -15V$	
C <sub>DG</sub>	Reverse transfer		0.3	0.7		0.3	0.7		0.3	0.7			



