


SDA5243/H SDA5243/H

COMPUTER-CONTROLLED TELETEXT DECODER

- AUTOMATIC SELECTION OF UP TO SEVEN NATIONAL LANGUAGES
- FOUR SIMULTANEOUS PAGE REQUESTS
- DISPLAY OF THE 25TH STATUS ROW
- MICROPROCESSOR CONTROL VIA AN I²C BUS (SLAVE ADDRESS 0010001 R/W)
- DATA ACQUISITION AVAILABLE FROM LINES 2 TO 22 OR FROM A COMPLETE FIELD.
- DIRECT INTERFACE TO A STATIC RAM OF UP TO 8kBYTES
- HIGH QUALITY DISPLAY USING A CHARAC-TER MATRIX OF 12 x 10 DOTS.
- SINGLE + 5V SUPPLY VOLTAGE
- ON-CHIP MASK PROGRAMMABLE ROM CHARACTER GENERATORS
- NMOSH2 PROCESS



PIN CONNECTIONS



DESCRIPTION

The SDA5243 is a NMOSH2 integrated circuit which performs all the processing of logical data within a 625 line system teletext decoder. It is designed to operate in conjunction with at least two chips: the SAA5231 integrated chip which extracts Teletext information embedded in a composite video signal and up to eight kilobytes of static RAM memory which can be used to store a maximum of 8 pages of display data. A complete system also comprises a microprocessor controling the SDA5243 via a 2-wire serial bus. An on-chip ROM memory contains the character sets. The SDA5243 performs automatic selection of one of up to seven natural languages. Data bytes may be decoded in either 7-Bit plus parity or in full 8-Bit formats. The chip set also supports facilities for reception and display of higher-level protocol data.

display of higher 1993

pdf.dzsc.com


SDA5243 - SDA5243/H

PIN DESCRIPTION

Pin	Symbol	Function	Description
1	V _{DD}	+5V	Positive supply voltage
2, 3, 40	A11, A12, A10	Chapter address	Address selection outputs for 1 of 8 static RAM chapters each of 1 kBytes.
4	ŌĒ	Output enable	Active-low RAM output enable control signal.
5	WE	Write enable	Active-low RAM write enable control signal. It supports write-cycles interleaved with read-cycles.
6	TTD	Teletext data input	An A.C. coupled teletext data input supplied by the SAA5231 chip is latched to Vss between 4 and 8µs after each TV line.
7	ттс	Teletext clock input	A 6.9375MHz clock signal, supplied by the SAA5231 chip, is internally A.C. coupled, clamped and buffered.
8	ODD/EVEN	Interlaced mode state output	High for even numbered and low for odd-numbered frames. The value is valid 2µs before the end of lines 311 and 624.
9	F6	Character display clock signal	The 6MHz clock signal, supplied by the SAA5231 chip is internally A.C. coupled, clamped and buffered.
10	vcs	Video composite synchronization input signal	Active high VCS input.
11	SAND	Sandcastle	Three level output pulse to the SAA5231 device. Phase lock, blanking signal, and color burst components are contained in this signal.
12	TCS/SCS	Input / output composite synchronization signal	Scan composite input signal (SCS) for the display synchronization or Text composite sync. (TCS) output signal to the SAA5231. Both signals are active low.
13, 14, 15	RGB	Red, green, blue	Character and background colors active-high open-drain outputs.
16	COR	Contrast reduction	Open-drain active-low output supporting optimal display of characters in "mixed mode" operation.
17	BLAN	Blanking signal output	Open-drain active high output for TV-image blanking in normal and mixed-mode operation.
18	Y	Foreground output	Open-drain active-high output with foreground information. Can be used for printer command.
19	SCL	Serial clock	Microprocessor clock input via serial bus.
20	SDA	Serial data input / output	Open-drain microprocessor serial data input/output via serial bus.
21	Vss	0 Volt	Ground.
22-29	D0-D7	Parallel data input / output	Eight tri-state input/output for data read/write from/to an external RAM.
30-39	A0-A9	Address signals	Ten addresses output pins for accessing to individual Bytes of a 1 kByte chapter stored in an external Static RAM.

5243-01.TBL

BLOCK DIAGRAM



SDA5243 - SDA5243/H

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Power Supply Range	-0.3, +7.5	V
NPUT VOLT	FAGE RANGE :		
Vı	VCS,SDA.SCL.D0-D7 TTD,F6,TCS/SCS,TTC	-0.3, +7.5 -0.3, +10	V
OUTPUT VC	DLTAGE RANGE :	•	
Vo	SAND_A0-A12,OE_WE_D0-D7,SDA,ODD/EVEN,R,G,B,BLAN, COR, Y, TCS/SCS	-0.3 , +7.5 -0.3, +10	V
T _{stg}	Storage Temperature Range	-20, +125	°C
TA	Operating Ambient Temperature Range	-20, +70	°C

Min

Тур

Max

Unit

Parameter

ELECTRICAL CHARACTERISTICS

Symbol

 $V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = -20 \text{ to } + 70^{\circ}\text{C}$

V _{DD}	Supply Voltage (pin 1)	4.5	5	5.5	V
I _{DD}	Supply Current	_	140	200	mA
NPUTS					
	TTD (Pin 6)				
C _{EXT}	Ext. Coupling Capacitor	-	-	50	nF
V _{I(p-p)}	Input Voltage p-p	2	-	7	>
t _r , t _f	Input Rise / Fall Times	10	-	80	ns
t os	Input Set-up Time	40	-	-	ns
t _{DH}	Input Hold Time	40	-	-	ns
l _{!(L)}	Input Leakage Current (V _I = 0 to 10V)	-	-	20	μΑ
Cı	Input capacitance	-	-	7	pF
	TTC, F6 (Pins 7,9)				
Vı	DC Input Voltage	- 0.3	-	+10	V
$V_{I(p-p)}$	AC Input Voltage F6 AC Input Voltage TTC	1 1.5		7 7	V V
± V _P	Input Peak Rel. 50 % Duty	0.2	-	3.5	V
f _{TTC}	TTC Clock Frequency	4	6.9375	8	MHz
f _{F6}	F6 Clock Frequency	4	6	8	MHz
tr, tr	Clock Rise / Fall Times	10		80	ns
I _{I(L)}	Input Leakage Current (V _I = 0 to 10V)	-	-	20	μΑ
Ci	Input Capacitance	-	-	7	рF
	VCS (Pin 10)				
V _{IL}	Low Level Input Voltage	0	-	0.8	V
V _{IH}	High Level Input Voltage	2	-	V_{DD}	V
tr, tı	Input Rise / Fall Times	-	-	500	ns
I _{I(L)}	Input Leakage Current (V _I = 5.5V)	-	-	10	μА
Cı	Input Capacitance	-	-	7	pF
	SCL (Pin 19)				•
V _{IL}	Low Level Input Voltage	0	-	1.5	٧
ViH	High Level Input Voltage	3	-	V _{DD}	٧
fscl	SCL Clock Frequency	-	-	100	kHz
t _r , t _f	Input Rise / Fall Times	-	-	2	μς
I _{I(L)}	Input Leakage Current (V ₁ = 5.5V)	-	_	10	μΑ
Cı	Input Capacitance	-	-	7	рF

ELECTRICAL CHARACTERISTICS (continued)

 $V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = -20 \text{ to } + 70^{\circ}\text{C}$

Symbol	Parameter	Min	Тур	Max	Unit
INPUT/OU	TPUTS				
	TCS(output), SCS(input) (Pin12)				
V _{IL}	Low Level Input Voltage	0	-	1.5	٧
ViH	High Level Input Voltage	3	-	8	٧
tr, tr	Input Rise / Fall Times	-	-	500	ns
± I _{I(L)}	Input Leakage Current (V _I = 0 to 5.5V and output in high impedance state)	-	-	10	μΑ
Cı	Input Capacitance	1 -	•	7	pF
VoL	Low Level Output Voltage (I _{OL} = 0.4mA)	0	-	0.4	٧
V _{OH}	High Level Output Voltage -I _{OH} = 0.2mA I _{OH} = 0.1mA	2.4 2.4	-	V _{DD} 5.5	> >
tr, ti	Output Rise / Fall Times between 0.6V and 2.2V	-	-	100	ns
C _I	Load Capacitance	-	-	50	pF
	SDA (Pin 20) (see Figure 4)				
V _{iL}	Low Level Input Voltage	0	•	1.5	٧
V _{IH}	High Level Input Voltage	3	-	V_{DD}	٧
t _i , t _i	Input Rise / Fall Times	-	-	2	μς
l _{I(L)}	Input Leakage Current (V _I = 5.5V with output off)	-	-	10	μА
Ci	Input Capacitance	-	-	7	pF
V _{OL}	Low Output Voltage (IoL = 3mA)	0	-	0.5	٧
t f	Output Fall Time between 3.0V and 1.0V	-	-	200	ns
Cı	Load Capacitance	-	-	400	pF
	D0-D7 (Pins 22-29), (see Figure 5)				-
V_{IL}	Low Level Input Voltage	0	-	0.8	٧
Vı∺	High Level Input Voltage	2	-	VDD	٧
± I _{I(L)}	Input Leakage Current ($V_1 = 0$ to 5.5V and output in high impedance state)	-	-	10	μΑ
Cı	Input Capacitance	-	-	7	pF
V _{OL}	Low Level Output Voltage (IoL = 1.6mA)	0	-	0.4	V
V_{OH}	Hogh Level Output Voltage (-I _{OH} = 0.2mA)	2.4	-	V_{DD}	٧
t_r , t_f	Output Rise / Fall Times between 0.6V and 2.2V	-	-	50	ns
Cī	Load Capacitance	-	-	120	pF
OUTPUTS					
	A0-A12, OE, WE (Pins 30-40,2,3,4,5,)			 	
V _{OL}	Low Level Output Voltage (I _{OL} = 1.6mA)	0	-	0.4	V
V _{OH}	High Level Output Voltage (-I _{OH} = 0.2mA)	0.4	-	V _{DD}	V
tr, te	Output Rise / Fall Times between 0.6V and 2.2V	-	-	50	ns
CL	Load Capacitance	-	-	120	pF
	ODD/EVEN (Pin 8)		 	 	
Vol	Low Level Output Voltage (I _{OL} = 0.4mA)	0	Ī -	0.4	V
Voн	High Level Output Voltage (-I _{OH} = 0.2mA)	2.4	-	V _{DD}	V
t, t	Output Rise / Fall Times between 0.6V and 2.2V				
CL	Load Capacitance				

ELECTRICAL CHARACTERISTICS (continued)

 $V_{DD} = 5V$, $V_{SS} = 0V$, $T_A = -20 \text{ to } + 70^{\circ}\text{C}$

Symbol	Parameter	Min	Тур	Max	Unit
DUTPUTS					
	SAND (Pin 11)(see Figure 1)				
Vol	Low Level Output Voltage (I _{OL} = 0.2mA)	0	-	0.25	٧
Vol	Middle Level Output Voltage (I _{OL} = ± 10 μA)	1.1	-	2.9	٧
V _{OH}	High Level Output Voltage (I _{OH} = 0/-10μA)	4	-	V _{DD}	٧
tr1 tr2	Output Rise Time: Vol. to Vol from 0.4 to 1.1V Vol to Voh from 2.9 to 4.0V	-	-	400 200	ns
t _f	Output Fall Time VoH to VoI from 4.0 to 0.4V	-	-	50	ns
C _l	Load Capacitance	-	-	30	pF
	R, G, B, COR, BLAN, Y (Pins 13-18), (see Figure 4)		·		
Vol	Low Level Output Voltage : IoL = 2mA IoL = 5mA	0	-	0.4 1	V
V _{PU}	Pull-up Voltage (with R = $1k\Omega$ to 5V)	-	-	5	٧
t _f	Output Fall Time from 4.5 to 1.5V (with R = 1kΩ to 5V)	-	-	20	ns
t sk	Skew Delay on Falling Edges (at 3V with R = $1k\Omega$ connected to 5V)	-	-	20	ns
C Ł	Load Capacitance	-	-	25	pF
ILO	Output Leakage Current (VPU = 0 to 6V output off)	-	-	20	μΑ
MING			·	·	
	SERIAL BUS (referred to V _{IH} = 3V, V _{IL} = 1.5V)				
1 Low	Low Period Clock	4	_	-	μς
t HIGH	High Period Clock	4	-	-	μς
tsu, dat	Data Set-up Time	250	-	-	ns
tho, dat	Data Hold Time	170	-	-	ns
t _{SU} , S TO	Stop Set-up Time from Clock High	4	-	-	μς
t BUF	Start Set-up Time Following a Stop	4	-	-	μs
tho, Sta	Start Hold Time	4	-	-	μς
t _{SU} , S _{TA}	Start Set-up Time Following Clock Low to High Transition	4	-	-	μς
	MEMORY INTERFACE referred to V _{IL} = 1.5V		1	I	
tcy	Cycle Time	-	500	T -	ns
toE	Adress Change to OE Low	60	-	-	ns
t addr	Address Active Time	450	500	-	ns
toew	OE Pulse Duration	320	-	-	ns
tacc	Access Time from OE to Data Valid	-	-	200	ns
t DH	Data Hold Time from OE High or Address Change	0	-	-	ns
twe	Address Change to WE Low	40	-	-	ns
twew	WE Pulse Duration	200	-	-	ns
t os	Data Set-up Time to WE High	100	-	-	ns
t DHWE	Data Hold Time from WE High	20	-	-	ns
twn	Write Recovery Time	25	_	-	ns

5243.05 TRI






Figure 2: Teletext Data Input Timing




Figure 3: Synchronization Timing




Figure 4: Composite Sync. Waveforms





Figure 5 : Display Output Timing



8/20

Figure 6 : Serial Bus Timing






Figure 7: Memory Interface Timing



APPLICATION DIAGRAM



10/20

APPLICATION NOTES

ORGANIZATION OF A PAGE-MEMORY

The organization of a page-memory is shown in Figure 6. In contrast with the first generation of Teletext Decoders the new CCT (Computer Controlled Teletext) chip provides a display format of 25 rows of 40 characters per row.

Row number twenty-four is used by the microprocessor for the display of information.

Row zero contains the page header.

The organization is as follows:

The first seven characters (0 - 6) are used for messages regarding the operational status.

The eighth character is an alphanumeric control

character either "white" or "green" defining the "search" status of the page. When it is "white" the operational state is normal and the header appears white; when it is "green" the operational state corresponds to "search mode" and the header appears green. The following twenty-four characters give the header of the requested page when the system is in search mode. The last eight characters display the time of day.

Row twenty-five comprises ten bytes of control data concerning the received page (see Table 1) and fourteen free bytes which can be used by the microprocessor.

PAGE MEMORY ORGANIZATION Figure 8




Table 1: Row 25 received control data format

D0	PU0	PT0	MUO	МТО	HU0	HT0	C7	C11	MAG0	0
D1	PU1	PT1	MU1	MT1	HU1	HT1	C8	C12	MAG1	0
D2	PU2	PT2	MU2	MT2	HU2	C5	C9	C13	MAG2	0
D3	PU3	PT3	MU3	C4	HU3	C6	C10	C14	0	0
D4	HAM	FOUND	0							
D5	0	0	0	0	0	0	0	0	0	PBLF
D6	0	0	0	0	0	0	0	0	0	0
D7	0	0	0	0	0	0	0	0	0	0
COLUMN	0	1	2	3	4	5	6	7	8	9

Page number: - MAG = magazine, PU = page units, PT = page tens.

Page sub-code: - MU = minutes units, MT = minutes tens, HU = hours units, HT = hours tens.

PBLF = page being looked for, FOUND = low for page found, HAM = hamming error in byte, C4-14 = control bits.

REGISTER MAP (see Table 2)

Registers R1 to R10 are write only whilst R11 is a read/write register respect to the microprocessor. The automatic succession on a byte basis is indicated by the arrows in Table 2.

In the normal operating mode TA and TB should be set to logic level 0.

After power-up the contents of the registers are as

follows: all bits in registers R1 to R10 are cleared to zero with the exception of bits D0 an D1 in registers R5 and R6 which are set to logical one. After power-up all the memory bytes are preset to hexadecimal value 20 H (space) with the exception of the byte corresponding to row 0 of column 7 of chapter 0 which is set to the value corresponding to "alpha white" hexadecimal value 07 H.

Table 2: Register specification

D7	D6	D5	D4	D3	D2	D1	D0]
TA	7 + P/ 8 BIT	ACQ ON/OFF	GHOST ROW ENABLE	DEW/ FULL FIELD	TCS ON	T1	ТО	
-	BANK SELECT A2	ACQ CCT A1	ACQ CCT A0	ТВ	START COLUMN SC2	START COLUMN SC1	START COLUMN SC0	₹
-	-	-	PRD4	PRD3	PRD2	PRD1	PRD0	Ι.
-	-	-	-	-	A2	A1	A0	₽
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN	₽
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN	₽
STATUS ROW BTM/TOP	CURSOR ON	CONCEAL/ REVEAL	TOP/ BOTTOM	SINGLE/ DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0	
-		-	-	CLEAR MEM	A2	A1	A0	T T
-	-	-	R4	R3	R2	A1	R0	1
-	-	C5	C4	СЗ	C2	C1	C0	7
D7 (R/W)	D6 (R/W)	D5 (R/W)	D4 (R/W)	D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)	

- bit does not exist

R1	Mode
R2	Page request adress
R3	Page request data
R4	Display chapter
R5	Display control (normal)
R6	Display control (newsflash / subtitle)
R7	Display mode
R8	Active chapter
R9	Active row
R10	Active column

Active data

R11

A3.67 TB

REGISTER FUNCTIONS

Register	Function	Bit(s)	Description		
		T0,T1 (D0,D1)	These bits control the frame display format. Interlaced or non-interlaced,312/313 or 312/312.		
		TCS ON (D2)	This bit determines the character display synchronization mode. Teletext composite synchronism (TCS ON = 1) or direct broadcast synchronism (TCS ON = 0).		
R1	Mode controls	DEW/FULLFIELD (D3)	Selection of field flyback mode or full channel mode (D3 = 1) for recovering of Teletext data.		
		GHOST ROW ENABLE (D4)	Selection of ghost row mode (D4 = 1)		
		ACQUISITION ON/OFF (D5)	Control of acquisition operation (D5 = 0 enables acquisition)		
		7 bits + parity or 8 bits without parity (D6)	Selection of received data format either 7 bits with parity $(D6 = 0)$ or 8 bits without parity $(D6 = 1)$.		
		TA (D7)	Test bit equal to "0" in the normal operating mode.		
		SC0,SC1,SC2 (D0,D1,D2)	Address the first column of the on chip page request RAM to be written.		
	Addressing	TB (D3)	Test bit equal to "0" in the normal working mode.		
R2	Addressing R2 information for a page request	A0,A1 (D4,D5)	Address a group of four consecutive pages currently used for data acquisition;		
		A2 (D6) Address of one of the two groups of four particles acquisition in normal mode.			
R3	Data relative to the requested page (see Table 3).	PRD0-PRD4 (D0-D4)	Written data in the page request RAM, starting with the columns addressed by SC0,SC1,SC2.		
R4	Selection of one of eight pages to display.	A0,A1,A2 (D0,D1,D2)	These three bits correspond to the logical states of the three address lines (A12,A11,A10) during memory read cycles.		
		PON (D0,D1)	Picture on (IN: D0, OUT: D1)		
	Display control for	TEXT (D2,D3)	Text on (IN: D2, OUT: D3)		
R5	normal operation.	COR (D4,D5)	Contrast reduction on (IN: D4, OUT: D5)		
		BKGND (D6,D7)	Background colour on (IN: D6, OUT: D7)		
		IN/OUT	Enable inside/outside the box		
R6	Display control for news-flash subtitle generation.	See R5	See R5		
B7	Display mode	BOX ON 0,1-23,24 (D0,D1,D2)	The "boxing" function is enabled on row 0,1-23 and 24 by D0, D1 and D2 set to one.		
117	Diopiay mode	STATUS ROW BTM/TOP (D7)	The 25th row is displayed before the "Main text Area" (lines 0-23) or after (D7 = 0).		
R8 to R11	Active chapter address Data contained in R1	s (R8), active row addre I read (written) from (to)	ess (R9), active column address (R10). memory by microprocessor via I ² C bus.		

SDA5243 - SDA5243/H

Table 3: Register R3

START COLUMN	PRD4	PRD3	PRD2	PRD1	PRD0
0	Do care magazine	HOLD	MAG2	MAG1	MAG0
1	Do care page tens	PT3	PT2	PT1	PT0
2	Do care page units	PU3	PU2	PU1	PU0
3	Do care hours tens	X	Х	HT1	HT0
4	Do care hours units	HU3	HU2	HU1	HU0
5	Do care minutes tens	X	MT2	MT1	MT0
6	Do care minutes units	MU3	MU2	MU1	MU0

The abbreviations have the same significance as in Table 1 with the exception of the "DO CARE" entries. It is only when this bit is "1" that the corresponding digit is taken into consideration on page request. For example, a page defined as "normal" or one difined as "timed" may be selected.

If "HOLD" is low the page is held. The addressing of successive bytes via the I²C bus is automatic.

5243-09 TBL

CHARACTER SETS

The complete character set with 8-bit decoding is given in Table 4.

Characters in columns 0 and 1 are normally displayed as blanks. Blackdots represent the character shape whereas white dots represent the background.

Each character can be identified by a pair of corre-

sponding row and column integers: for example the character "3" may be indicated by 3/3.

A rectangle may be represented as follows:

The characters 8/6, 8/7, 9/5, 9/7 are used as special characters, always in conjunction with 8/5. The 13 national characters are placed in columns with bit 8 = 0.

Table 4a: Complete character set (with 8 bit codes) - West European Languages

	15	1	Ų	Ш	H	H	Q	0		H		7	a	8			ф
°	41	-	Ċ		Ų	#	4		Z	15		Ż	À	'nÛ	Í	Ó	ij
	5	卓	Ų.	ŧΦ	·Û	H	X		()	ŧ 0		Ų		ĸÜ	ַלי	1	#
°°	12	·Ü	רָק	·ц	4	#),	10		.0	-0	/	¢	Ų	土	4	#
- 0	Б	Ш	Ġ	:I	井	X		6	414	:0	40			<u>:0</u>	1	כּי	
000	80	0		, 3	W	#		FF.	<u>[}-</u>		3.5	·I·	+	1	土	4	#
	7a																
0	^	므			Ų	4	J	<u>></u>	3	X		N					
- 0																	
0	ا ه	•			Ų	O	O	4		<u></u>			Y				
0 0	20				Ŋ			?	3	X	A	Z	Щ			<	
- 0	4	(1)			Ų		Ш	L	ט	I			Y		Σ	Z	
0 0	eg.																
1	e			N	h	¥	Ŋ	4	h	#	ħ			٧		Д	Ç.
1 ;	28 7																
	2			ħ	#	#	*	άį	*	Y		X	+	P			**
0 0 0	-	graphics black	graphics red	graphics green	graphics yellow	graphics blue	graphics magenta	graphics cyan	graphics white	conceal display	continuous graphics	separated graphics	ESC	black background	new background	hold graphics	release graphics
°	2 Lu	alphanumencs black	alphanumencs red	alphanumencs green	alphanumerics yellow	арћапителся blue	alphanumerics magenta	alphanumencs cyan	alphanumencs white	flash	steady	•• and box	start box	normal height	double height	* %	• छ।
\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	cofumn		-	8	n	4	·ν	φ	^	-	တ	ę	=	12	ಕ	4	15
5 P P P P P P P P P P P P P P P P P P P	-	0 0	0 0 1	0 1 0		0 0	1 0 1	- 0	-	0 0	0 0 1	0 1 0	0 1 1	0 0	- 0	1 1 0	1 1 1
α – ⊢ ω <mark>~</mark>		۰	٥	٥	٥	0	0	0	0	-	-	-	-	-	-	-	-

Case using C12 C13 C14 = 001 (German Set)

These control characters are reserved for compatibility with other data codes. These control characters are presumed before each row begins

Table 4b: Complete character set (with 8 bit codes) - East European Languages

	\$		辺		Ţ		I		Z	29	Z	<u>,</u>	T	Ŋ	+	>	
0	4	Č	Č	Ć	Z	12	Ĝ			He	T	÷ψ	C	Ž	Ð	J.	:0
- 0 -	ಕ			-14	ď	·C	0	0	•	Ų	H	·N	M	ΉΠ	لد	·U]،
- 0	12	iii IU	. <u>. </u>	Ţ	Ш	+ 3	4		4	70	1	10	L.	, N		,,,	<u>, j</u>
- 0	6		.11	iui iu	<u> </u>	<u>-</u>				·n		<u> </u>	·/T	:n	<u>.</u>	•	
-0	80	(0)	0) Ç	四				•			7				_
- 0				ָרָ ו ָ		Ţ							3.4T				
	78																
•	7	Ω	O	<u>L</u>	M	+		<u> </u>		X	<u>\</u>	N	k []	Uh —		-	
- 0	Se Se				Ľ												
0	9	+ h	Ц	Ω	Ų	ŋ	Ü	4	Ø	2	H		Y	T	w		נ
0	Ω.		Q	飞	Ŋ	H		ለ	3	X	¥	Z	A	Ś	A	I	F
000	4	Н	4	m	Ü	Δ	Ш	Ш	Ü	I	H		Y		Σ	Z	C
0	æ																
0 - 0	6			N	ነባ	V	Ţ	J	N	#	D.			V		Ą	C
0	2a																
0 0	2			Pa Pa	#	Ж	*	αÿ	Pa	Ų	_	X	+	P			•
-		<u> </u>	SS T			<u> </u>			8 g	at ye	snon sol		•	<u> </u>	; puno	- S	; 8
0	-	graphics black	graphics red	graphics	graphics	graphics	graphics magenta	graphics cyan	graphics	conceal	continuous graphics	separated grephics	ESC	black background	new background	hold grephics	release
0	umn 2	alphanumencs black	alphanumencs red	alphanumencs green	elphanume nos yellow	alphanumencs blue	alphanumencs magenta	alphanumencs cyan	elphanumencs white	flash	steady	** xoq pue	start box	nomal height	double height	8	<u>a</u>
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	olumn Solumn	» °	-	8	က	4	40	ø	~	æ	a	9	Ξ	12	ε;	4	ň
2		0 0	-	0	-	0	- 0	0 -	-	0	1 0	0 -	- -	0	- 0	- 0	-
		0	0	0	0	-	-		-	0	0	0	0	-	-	-	-

Case using C12 C13 C14 = 111 (Rumanian Set)

These control characters are reserved for compatibility with other data codes. These control characters are presumed before each row begins $\frac{1}{2} \int_{-\infty}^{\infty} \frac{1}{2} \left(\frac{1}{2} \int_{-\infty$

NATIONAL OPTION CHARACTER SETS

The basic set of the 96 characters is shown in Table 5. The location of the 13 national characters are shown in Table 5 whilst full national character sets are depicted in Tables 6 and 7.

Table 5: Basic character set.




Table 6: Character Set for SDA5243 West European Languages

		PHCB (1)					CHAR	ACTER P	OSITION (C	CHARACTER POSITION (COLUMNROW)	ow)				
LANGOAGE	C12	C13	C14	83	**	\$ 5/11	5/12	5/13	5/14	5/15	0,9	7/11	7/12	7/13	7/14
ENGLISH	0	0	0												
GERMAN	0	0	-												
SWEDISH	0	-	0												
ITALIAN	0	-	-												
FRENCH	-	0	0				-11								W
SPANISH	-	0	-												

Where PHCB are the Page Header Control bits. Other Combinations default to English. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 5. Note 1:


Table 7: Character Set for SDA5243 East European Languages

	r	1						\Box
	7/14							
	7/13							
	7/12							
	7/11							
ROW)	0/9							
COLUMN	5/15							
NOITION(5/14							
CHARACTERPOSITION(COLUMNROW)	5/13							
SHS	5/12							
	5/11							
	4/0							
	2/4							
PHCB(1)	2/3							
	C14	0	-	0	-	0	-	
	C13	0	0	-	-	0	0	
	C12	0	0	0	0	-	-	
	LANGUAGE	POLISH	GERMAN	SWEDISH	SERBO-CROAT	CZECHOSLOVAK	RUMANIAM	

Where PHCB are the Page Header Control bits. Other Combinations default to German. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 5. Note 1:


5243-15 EPS

Figure 9: Character Format



PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP



Dimensions		Millimeters			Inches	
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			52.58			2.070
E	15.2		16.68	0.598		0.657
е		2.54			0.100	
e3		48.26			1.900	
F			14.1			0.555
i		4.445			0.175	
L		3.3			0.130	

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I²C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.