

P-Channel 2.5-V (G-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-V to 5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



Vishay Siliconix

SPECIFICATIONS (T _J = 25°C UN	LESS OTHERW	(ISE NOTED)			
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static	-		-		
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = -250 μ A	0.82		V
On-State Drain Current ^a	I _{D(on)}	V_{DS} = -5 V, V_{GS} = -4.5 V	25		А
Drain-Source On-State Resistance ^a	r _{DS(on)}	V_{GS} = -4.5 V, I _D = -0.87 A	0.136	0.140	Ω
		V_{GS} = -2.5 V, I _D = -0.75 A	0.187	0.180	
		V_{GS} = -1.8 V, I _D = -0.20 A	0.255	0.230	
Forward Transconductance ^a	g _{fs}	V_{DS} = -10 V, I_{D} = -0.87 A	3.5	3.5	S
Diode Forward Voltage ^a	V _{SD}	$I_{\rm S}$ = -0.14 A, $V_{\rm GS}$ = 0 V	-0.74	-0.78	V
Dynamic ^b		•	-		
Total Gate Charge	Qg	V_{DS} = -6 V, V_{GS} = -4.5 V, I _D = -0.87 A	3.7	3.8	nC
Gate-Source Charge	Q _{gs}		0.70	0.70	
Gate-Drain Charge	Q_gd		0.80	0.80	
Turn-On Delay Time	t _{d(on)}	$\begin{array}{c} 12 \\ V_{DD} = -6 \ V, \ R_L = 12 \ \Omega \\ I_D \cong -0.50 \ A, \ V_{GEN} = -4.5 \ V, \ R_G = 6 \ \Omega \\ \hline \end{array} \\ \begin{array}{c} 12 \\ 18 \\ \hline 30 \\ \hline 37 \\ \hline \\ I_F = -0.14 \ A, \ di/dt = 100 \ A/\mu s \\ \end{array} \\ \begin{array}{c} 21 \\ \end{array} \end{array}$	12	15	ns
Rise Time	tr		18	20	
Turn-Off Delay Time	t _{d(off)}		30	30	
Fall Time	t _f		37	16	
Source-Drain Reverse Recovery Time	t _{rr}		20]	

Notes


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.




SPICE Device Model Si1039X


Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.







3

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com