



查询SI5933DC供应商

捷多邦，专业PCB打样工厂，24小时加急出货

Si5933DC


Vishay Siliconix

Dual P-Channel 1.8-V (G-S) MOSFET


PRODUCT SUMMARY		
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
-20	0.110 @ V _{GS} = -4.5 V	-3.6
	0.160 @ V _{GS} = -2.5 V	-3.0
	0.240 @ V _{GS} = -1.8 V	-2.4

TrenchFET®
Power MOSFETs
1.8-V Rated

1206-8 ChipFET™



Marking Code
DC | XX
Lot Traceability and Date Code
Part # Code



P-Channel MOSFET

P-Channel MOSFET

Ordering Information: Si5933DC-T1

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C UNLESS OTHERWISE NOTED)

Parameter	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V _{DS}	-20	-2.7	V
Gate-Source Voltage	V _{GS}			
Continuous Drain Current (T _J = 150°C) ^a	I _D	-3.6	-2.7	A
		-2.6	-1.9	
Pulsed Drain Current	I _{DM}	-10		A
Continuous Source Current (Diode Conduction) ^a	I _S	-1.8	-0.9	
Maximum Power Dissipation ^a	P _D	2.1	1.1	W
		1.1	0.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{b, c}		260		

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	50	60	°C/W
		90	110	
Maximum Junction-to-Foot (Drain)	R _{thJF}	30	40	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.



SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.45			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$		-1		μA
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 85^\circ\text{C}$		-5		
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10			A
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -2.7 \text{ A}$		0.095	0.110	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -2.2 \text{ A}$		0.137	0.160	
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$		0.205	0.240	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -10 \text{ V}, I_D = -2.7 \text{ A}$		7		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -0.9 \text{ A}, V_{GS} = 0 \text{ V}$		-0.8	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -2.7 \text{ A}$		4.4	6.5	nC
Gate-Source Charge	Q_{gs}			1.4		
Gate-Drain Charge	Q_{gd}			0.65		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$		16	25	ns
Rise Time	t_r			30	45	
Turn-Off Delay Time	$t_{d(\text{off})}$			30	45	
Fall Time	t_f			27	40	
Source-Drain Reverse Recovery Time	t_{rr}		$I_F = -0.9 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$	20	40	

Notes


- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.







TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

Output Characteristics



Transfer Characteristics



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
On-Resistance vs. Drain Current

Capacitance

Gate Charge

On-Resistance vs. Junction Temperature

Source-Drain Diode Forward Voltage

On-Resistance vs. Gate-to-Source Voltage


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

