

# VISHAY

### SPICE Device Model Si6433BDQ Vishay Siliconix

### P-Channel 2.5-V (G-S) MOSFET

#### **CHARACTERISTICS**

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 72565 www.vishay.com



### lodel Si6433BDQ

## Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	1.2		V
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	75		Α
Drain-Source On-State Resistance <sup>b</sup>	「DS(on)	$V_{GS} = -4.5 \text{ V}, I_D = -4.8 \text{ A}$	0.031	0.032	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -3.6 \text{ A}$	0.050	0.053	
Forward Transconductance <sup>b</sup>	<b>G</b> fs	$V_{DS} = -5 \text{ V}, I_{D} = -4.8 \text{ A}$	13	14	S
Diode Forward Voltage <sup>b</sup>	V <sub>SD</sub>	$I_{S} = -1.35 \text{ A}, V_{GS} = 0 \text{ V}$	-0.79	-0.77	V
Dynamic <sup>a</sup>					
Total Gate Charge	Qg	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -4.8 \text{ A}$	8.7	10	nC
Gate-Source Charge	Q <sub>gs</sub>		1.8	1.8	
Gate-Drain Charge	$Q_{gd}$		3	3	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = -6 \text{ V, } R_L = 6  \Omega$ $I_D \cong -1 \text{ A, } V_{GEN} = -4.5 \text{ V, } R_G = 6  \Omega$	43	45	ns
Rise Time	t <sub>r</sub>		26	60	
Turn-Off Delay Time	$t_{d(off)}$		67	70	
Fall Time	$t_f$		18	35	


- Notes a. Guaranteed by design, not subject to production testing. b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.


Document Number: 72565 www.vishay.com





### SPICE Device Model Si6433BDQ Vishay Siliconix


#### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data

Document Number: 72565 www.vishay.com