查询SI6966EDQ供应商 捷多邦，专业PCB打样工厂，24小时加急出货

N-Channel 2.5-V (G-S) MOSFET, ESD Protected

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the –55 to 125°C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPECIFICATIONS (T_J = 25°C UNLESS OTHERWISE NOTED)				
Parameter	**Symbol**	**Test Conditions**	**Typical**	**Unit**
Static				
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA	0.923	V
On-State Drain Current[a]	$I_{D(on)}$	$V_{DS} \geq$ 5 V, V_{GS} = 4.5 V	120	A
Drain-Source On-State Resistance[a]	$r_{DS(on)}$	V_{GS} = 4.5 V, I_D = 5.2 A	0.02	Ω
		V_{GS} = 2.5 V, I_D = 4.5 A	0.027	
Forward Transconductance[a]	g_{fs}	V_{DS} = 10 V, I_D = 5.2 A	19.5	S
Schottky Diode Forward Voltage[a]	V_{SD}	I_S = 1.25 A, V_{GS} = 0 V	0.65	V
		I_S = 1.25 A, V_{GS} = 0 V, T_j = 125°C	0.57	
Dynamic[b]				
Total Gate Charge[b]	Q_g	V_{DS} = 15 V, V_{GS} = 4.5 V, I_D = 5.2 A	13.4	nC
Gate-Source Charge[b]	Q_{gs}		2.1	
Gate-Drain Charge[b]	Q_{gd}		5.7	
Turn-On Delay Time[b]	$t_{d(on)}$	V_{DD} = 10 V, R_L = 10 Ω $I_D \cong$ 1 A, V_{GEN} = 4.5 V, R_G = 6 Ω	0.35	ns
Rise Time[b]	t_r		76	
Turn-Off Delay Time[b]	$t_{d(off)}$		131	
Fall Time[b]	t_f		290	
Source-Drain Reverse Recovery Time	t_{rr}	I_F = 1.25 A, di/dt = 100 A/µs	210	

Notes
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.

COMPARISON OF MODEL WITH MEASURED DATA (T_J=25°C UNLESS OTHERWISE NOTED)













Note: Dots and squares represent measured data.