

## SPICE Device Model Si6966EDQ Vishay Siliconix

## N-Channel 2.5-V (G-S) MOSFET, ESD Protected

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics


#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70074 www.vishay.com

## **SPICE Device Model Si6966EDQ**

# Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Conditions	Typical	Unit
Static				
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.923	V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	120	Α
Drain-Source On-State Resistance <sup>a</sup>	_	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5.2 A	0.02	Ω
	r <sub>DS(on)</sub>	$V_{GS} = 2.5 \text{ V}, I_D = 4.5 \text{ A}$	0.027	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS}$ = 10 V, $I_{D}$ = 5.2 A	19.5	S
Schottky Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_S = 1.25 \text{ A}, V_{GS} = 0 \text{ V}$	0.65	V
		$I_S = 1.25 \text{ A}, V_{GS} = 0 \text{ V}, T_j = 125^{\circ}\text{C}$	0.57	
Dynamic <sup>b</sup>				
Total Gate Charge <sup>b</sup>	Qg	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 5.2 A	13.4	nC
Gate-Source Charge <sup>b</sup>	$Q_{gs}$		2.1	
Gate-Drain Charge <sup>b</sup>	$Q_{gd}$		5.7	
Turn-On Delay Time <sup>b</sup>	t <sub>d(on)</sub>	$V_{DD}$ = 10 V, $R_L$ = 10 Ω $I_D$ $\cong$ 1 A, $V_{GEN}$ = 4.5 V, $R_G$ = 6 Ω $I_F$ = 1.25 A, di/dt = 100 A/μs	0.35	ns
Rise Time <sup>b</sup>	t <sub>r</sub>		76	
Turn-Off Delay Time <sup>b</sup>	t <sub>d(off)</sub>		131	
Fall Time <sup>b</sup>	t <sub>f</sub>		290	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		210	


a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.


Document Number: 70074 www.vishay.com





## SPICE Device Model Si6966EDQ Vishay Siliconix


### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 70074 www.vishay.com