

**Vishay Siliconix** 

# N-Channel 20-V (D-S) Fast Switching MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}$ (Ω) $I_D$ (A)		Q <sub>g</sub> (Typ.)		
20	0.0049 at V <sub>GS</sub> = 10 V	22	20		
	0.0061 at $V_{GS}$ = 4.5 V	19.7	20		


# PowerPAK 1212-8

### FEATURES

- Halogen-free Option Available
- TrenchFET<sup>®</sup> Gen II Power MOSFET for Ultra Low On-Resistance
- New Low Thermal Resistance PowerPAK<sup>®</sup> Package with Low 1.07 mm Profile
- 100 % R<sub>a</sub> Tested

### **APPLICATIONS**

- Synchronous Rectification
- Point-of-Load Converters
- Protection Devices
- Hot Swap



N-Channel MOSFET

Bottom View

Ordering Information:	Si7108DN-T1-E3 (Lead (Pb)-free)
	Si7108DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter		Symbol	10 s	Steady State	Unit
Drain-Source Voltage		V <sub>DS</sub>	20		V
Gate-Source Voltage		V <sub>GS</sub>	± 16		v
	T <sub>A</sub> = 25 °C	$T_{A} = 25 \text{ °C}$ $T_{A} = 70 \text{ °C}$ $I_{D}$	22	14	
Continuous Drain Current $(T_J = 150 \ ^{\circ}C)^a$	T <sub>A</sub> = 70 °C		17.6	11.2	
Pulsed Drain Current		I <sub>DM</sub>	60		А
Continuous Source Current (Diode Conduction) <sup>a</sup>		۱ <sub>S</sub>	3.2	1.3	
Single Avalanche Current		I <sub>AS</sub>	22		
Single Avalanche Energy	L = 0 1 mH	E <sub>AS</sub>	E <sub>AS</sub> 24		mJ
	T <sub>A</sub> = 25 °C	<b>D</b>	3.8	1.5	
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 70 °C	P <sub>D</sub> -	2.0	0.8	W
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>b, c</sup>			260		

### THERMAL RESISTANCE RATINGS Parameter Symbol Typical Maximum Unit $t \le 10 \ s$ 24 33 R<sub>thJA</sub> Maximum Junction-to-Ambient<sup>a</sup> Steady State 65 81 °C/W Maximum Junction-to-Case (Drain) Steady State R<sub>thJC</sub> 1.9 2.4

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

b. See Reliability Manual for profile. The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static			•				
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1		2	V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 16 V$			± 100	nA	
Zava Cata Valtaga Drain Current	I <sub>DSS</sub>	$V_{DS} = 20 V, V_{GS} = 0 V$			1		
Zero Gate Voltage Drain Current		$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 55 °C			5	μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	40			А	
Drain-Source On-State Resistance <sup>a</sup>		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 22 \text{ A}$		0.0041	0.0049	0	
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 19.7 A		0.005	0.0061	Ω	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 22 \text{ A}$		88		S	
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_{S} = 3.2 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	1.2	V	
Dynamic <sup>b</sup>			•				
Total Gate Charge	Qg			20	30	nC	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ = 10 V, $V_{GS}$ = 4.5 V, $I_D$ = 22 A		6.3			
Gate-Drain Charge	Q <sub>gd</sub>			4.9			
Gate Resistance	Rg	f = 1 MHz	0.7	1.4	2.1	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			10	15		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 20 V, $R_L$ = 20 $\Omega$		10	15	ns	
Turn-Off Delay Time	t <sub>d(off)</sub>	${\rm I}_{\rm D}\cong$ 1 A, ${\rm V}_{\rm GEN}$ = 10 V, ${\rm R}_{\rm g}$ = 6 $\Omega$		60	130		
Fall Time	t <sub>f</sub>			10	15		
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	L = 2.2  A  di/dt = 100  A/up		30	60		
Reverse Recovery Charge	Q <sub>rr</sub>	$I_{\rm F} = 3.2 \text{ A},  \text{di/dt} = 100 \text{ A/}\mu\text{s}$		20	36	nC	


Notes:


a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Vishay Siliconix 3000 Ciss 2500 C - Capacitance (pF) 2000  $V_{GS} = 4.5 V$ 1500  $V_{GS} = 10 V$ 1000 Coss 500 Crss 0 0 4 8 12 16 20 30 40 20 50 60 V<sub>DS</sub> - Drain-to-Source Voltage (V) I<sub>D</sub> - Drain Current (A) **On-Resistance vs. Drain Current** Capacitance 1.6 V<sub>DS</sub> = 10 V I<sub>D</sub> = 22 A  $V_{GS} = 10 V$  $I_{D} = 22 A$ 1.4 R<sub>DS(on)</sub> - On-Resistance (Normalized) 1.2 1.0 0.8 0.6 20 30 40 50 - 50 - 25 0 25 50 75 100 125 150 Qg - Total Gate Charge (nC) T<sub>J</sub> - Junction Temperature (°C) **Gate Charge On-Resistance vs. Junction Temperature** 0.015 0.012 R  $_{DS(on)}$  - On-Resistance ( $\Omega)$ I<sub>D</sub> = 22 A T<sub>J</sub> = 150 °C 0.009 0.006

0.003

0.000 0

2

4

V<sub>GS</sub> - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage

6

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

VISHAY

 $R_{DS(on)}$  - On-Resistance ( $\Omega)$ 

0.008 0.007

0.006

0.005

0.004

0.003

0.002

0.001

0.000

0

10

8

6

4

2

0

60

10

0

10

T<sub>J</sub> = 25 °C

1.0

1.2

V<sub>GS</sub> - Gate-to-Source Voltage (V)

I S - Source Current (A)

10

Document Number: 73216 S-80581-Rev. E, 17-Mar-08

0.0

0.2

0.4

0.6

V<sub>SD</sub> - Source-to-Drain Voltage (V)

Source-Drain Diode Forward Voltage

0.8

10


8

Si7108DN


# Si7108DN

# **Vishay Siliconix**

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



VISHA



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73216.

Si7108DN



Vishay

# Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.