# FAIRCHILD

SEMICONDUCTOR®

# 74VHCT08A Quad 2-Input AND Gate

# **General Description**

The VHCT08A is an advanced high speed CMOS 2 Input AND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with  $V_{CC}=0V$ . These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

### July 1997 Revised February 2005

# 74VHCT08A Quad 2-Input AND Gate

# Features

- High speed:  $t_{PD} = 5.0 \text{ ns}$  (typ) at  $T_A = 25^{\circ}C$
- High noise immunity:  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low noise: V<sub>OLP</sub> = 0.8V (max)
- Low power dissipation:  $I_{CC} = 2 \ \mu A \ (max) \ @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT08


# **Ordering Code:**

Package Number	Package Description						
M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow						
M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow						
M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide						
	Number   M14A   M14A   M14A   M14D   MTC14   MTC14						

Pb-Free package per JEDEC J-STD-020B.

Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

# 74VHCT08A



Description

Inputs

Outputs

Pin Names

 $A_n, B_n$ 

 $O_{n}$ 

# Connection Diagram $A_0 \xrightarrow{1} \underbrace{14}_{B_0} \underbrace{V_{CC}}_{B_0} \underbrace{12}_{A_2} \underbrace{12}_{B_2} \underbrace{11}_{B_1} \underbrace{02}_{B_1} \underbrace{11}_{B_1} \underbrace{02}_{B_1} \underbrace{11}_{B_1} \underbrace{02}_{B_2} \underbrace{12}_{B_1} \underbrace{11}_{B_2} \underbrace{12}_{B_2} \underbrace{12}_{$

GND

# Truth Table

Α	В	0
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

www.fairchildsemi.com

# Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	
(Note 3)	–0.5V to V <sub>CC</sub> + 0.5V
(Note 4)	-0.5V to 7.0V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> ) (Note 5)	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

## Recommended Operating Conditions (Note 6)

( ,	
Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	
(Note 3)	0V to $V_{CC}$
(Note 4)	0V to 5.5V
Operating Temperature (T <sub>OPR</sub> )	-40°C to +85°C
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V

**74VHCT08A** 

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state.  $\mathbf{I}_{\text{OUT}}$  absolute maximum rating must be observed.

Note 4:  $V_{CC} = 0V$ .

Note 5:  $V_{OUT} < GND, \ V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
		(V)	Min	Тур	Max	Min	Max	Units	Conditions		
V <sub>IH</sub>	HIGH Level	4.5	2.0			2.0		v			
	Input Voltage	5.5	2.0			2.0		v			
V <sub>IL</sub>	LOW Level	4.5			0.8		0.8	v			
	Input Voltage	5.5			0.8		0.8	v			
V <sub>OH</sub>	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$	I <sub>OH</sub> = -50 μA	
	Output Voltage	4.5	3.94			3.80		V	or V <sub>IL</sub>	I <sub>OH</sub> = -8 mA	
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	I <sub>OL</sub> = 50 μA	
		4.5			0.36		0.44	V	or V <sub>IL</sub>	I <sub>OL</sub> = 8 mA	
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V or GND		
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND		
ICCT	Maximum I <sub>CC</sub> / Input	5.5			1.35		1.50	mA	V <sub>IN</sub> = 3.4V Other Inputs = V <sub>CC</sub> or GNE		
I <sub>OFF</sub>	Output Leakage Current	0.0			0.5		5.0	μA	V <sub>OUT</sub> = 5.5	V	
	(Power Down State)										

# **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	<b>T</b> <sub>A</sub> =	25°C	Units	Conditions	
	i arameter		Тур	Limit	Units	e e	
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.4	0.8	V	$C_L = 50 \text{ pF}$	
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.4	-0.8	V	$C_L = 50 \text{ pF}$	
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	$C_L = 50 \text{ pF}$	
V <sub>ILD</sub> (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	$C_L = 50 \text{ pF}$	


Note 7: Parameter guaranteed by design.


<
00
0
F
υ
Т
>
4
N


# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 25 °C			$T_A = -40^\circ$	C to +85°C	Units	Conditions
		(V)	Min	Тур	Max	Min	Max	onno	Conditions
t <sub>PLH</sub>	Propagation Delay	5.0		5.0	6.9	1.0	8.0	ns	C <sub>L</sub> = 15 pF
t <sub>PHL</sub>		±0.5		5.5	7.9	1.0	9.0	115	C <sub>L</sub> = 50 pF
CIN	Input Capacitance			4	10		10	pF	$V_{CC} = Open$
C <sub>PD</sub>	Power Dissipation Capacitance			18				pF	(Note 8)

Note 8:  $C_{PD}$  is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$  (per gate)








74VHCT08A

www.fairchildsemi.com



www.fairchildsemi.com

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com