

SL2364

VERY HIGH PERFORMANCE TRANSISTOR ARRAYS

The SL2364 is an array of transistors internally connected to form a dual long-tailed pair with tail transistors. This is a monolithic integrated circuit manufactured on a very high speed bipolar process which has a minimum useable f_T of 2.5GHz, (typically 5GHz).

The SL2364 is in a 14 SO package and a high performance Dilmont encapsulation.

FEATURES

- Complete Dual Long-Tailed Pair in One Package
- Very High f_T - Typically 5 GHz
- Very Good Matching Including Thermal Matching

APPLICATIONS

- Wide Band Amplification Stages
- 140 and 560 MBit PCM Systems
- Fibre Optic Systems
- High Performance Instrumentation
- Radio and Satellite Communications




Fig. 1 Pin connections (top view)

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed of the following conditions (unless otherwise stated):

$$T_{amb} = 22^{\circ}\text{C} \pm 2^{\circ}\text{C}$$

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
BV_{CBO}	10	20		V	$I_C = 10\mu\text{A}$
LV_{CEO}	6	9		V	$I_C = 5\text{mA}$
BV_{EBO}	2.5	5.0		V	$I_E = 10\mu\text{A}$
BV_{C10}	16	40		V	$I_C = 10\mu\text{A}$
h_{FE}	50	80			$I_C = 8\text{mA}, V_{CE} = 2\text{V}$
f_T	2.5	5		GHz	$I_C(\text{Tail}) = 8\text{mA}, V_{CE} = 2\text{V}$
ΔV_{BE} (See note 1)		2	5	mV	$I_C(\text{Tail}) = 8\text{mA}, V_{CE} = 2\text{V}$
$\Delta V_{BE} / T_{AMB}$		-1.7		mV/ $^{\circ}\text{C}$	$I_C(\text{Tail}) = 8\text{mA}, V_{CE} = 2\text{V}$
C_{CB}		0.5	0.8	pF	$V_{CB} = 0$
C_{CI}		1.0	1.5	pF	$V_{CI} = 0$

NOTE: ΔV_{BE} applies to $|V_{BEQ3} - V_{BEQ4}|$ and $|V_{BEQ5} - V_{BEQ6}|$

SL2364

TYPICAL CHARACTERISTICS




Fig. 2 Collector current




Fig. 3 Chip temperature

ABSOLUTE MAXIMUM RATINGS

Maximum individual transistor dissipation 200mW

Storage temperature -55°C to + 150°C

Maximum junction temperature + 150°C

Package thermal resistance (°C/W):

Chip to case 45 (MP14) 35 (DC14)

Chip to ambient 123 (MP14) 120 (DC14)

VCBO = 10V, VEBO = 2.5V VCEO = 6V. VCIO = 15V IC (any one transistor) = 20mA

The substrate should be connected to the most negative point of the circuit to maintain electrical isolation between the transistors.