#### 查询SN65173供应商


### 捷多邦,专业PCB打场N55173。 QUADRUPLE DIFFERENTIAL LINE RECEIVERS


SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity ... ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operate From Single 5-V Supply
- Low Power Requirements
- Pin-to-Pin Replacement for AM26LS32

#### description

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet requirements of TIA/EIA-422-B. the TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of -12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 guad differential line drivers.





NC-No internal connection

#### THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.



The SN55173 is characterized over the full military temperature range of -55°C to 125°C. The SN65173 is characterized for operation from -40°C to 85°C. The SN75173 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

| AVAILABLE OPTIONS |  |           |                    |                    |  |  |  |
|-------------------|--|-----------|--------------------|--------------------|--|--|--|
|                   | PACKAGED DEVICES   |           |                    |                    |  |  |  |
| TA                | T <sub>A</sub> PLASTIC PLASTIC<br>SMALL OUTLINE CHIP CARRIER<br>(D) (FK) |           | CERAMIC DIP<br>(J) | PLASTIC DIP<br>(N) |  |  |  |
| 0°C to 70°C       | SN75173D   | —         | _                  | SN75173N           |  |  |  |
| -40°C to 85°C     | SN65173D   | —         | _                  | SN65173N           |  |  |  |
| –55°C to 125°C    | _  | SN55173FK | SN55173J           | _                  |  |  |  |


The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75173DR).

| DIFFERENTIAL  | ENA | BLES | OUTPUT |  |  |  |  |  |
|---|-----|------|--------|--|--|--|--|--|
| A–B   | G   | G    | Y      |  |  |  |  |  |
|   | Н   | Х    | Н      |  |  |  |  |  |
| $V_{ID} \ge 0.2 V$                                      | Х   | L    | Н      |  |  |  |  |  |
|   | Н   | Х    | ?      |  |  |  |  |  |
| $-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$ | Х   | L    | ?      |  |  |  |  |  |
|   | Н   | Х    | L      |  |  |  |  |  |
| $V_{ID} \le -0.2 V$                                     | Х   | L    | L      |  |  |  |  |  |
| Х   | L   | Н    | Z      |  |  |  |  |  |
| Open circuit  | Х   | L    | Н      |  |  |  |  |  |
| Open circuit  | Н   | Х    | Н      |  |  |  |  |  |

# FUNCTION TABLE (each receiver)

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


### logic symbol †




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




SLLS144E - OCTOBER 1980 - REVISED APRIL 2000





Pin numbers shown are for the D, J, and N packages.

#### schematics of inputs and outputs





SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|  | ,                          |
|--|----------------------------|
| Supply voltage, V <sub>CC</sub> (see Note 1)                                 |                            |
| Input voltage (V <sub>I</sub> or B inputs)                                   |                            |
| Differential input voltage, VID (see Note 2)                                 | ±25 V                      |
| Enable input voltage, V <sub>1</sub>   |                            |
| Low-level output current, I <sub>OL</sub>                                    | 50 mA                      |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): D package             | 73°C/W                     |
| N package  | 67°C/W                     |
| Continuous total dissipation See   | e Dissipation Rating Table |
| Case temperature for 60 seconds, T <sub>C</sub> : FK package                 | 260°C                      |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package | 260°C                      |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package      | 300°C                      |
| Storage temperature range, T <sub>stg</sub>                                  | –65°C to 150°C             |
|  |                            |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### DISSIPATION RATING TABLE

| PACKAGE | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING<br>FACTOR | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 125°C<br>POWER RATING |
|---------|---------------------------------------|--------------------|---------------------------------------|--|
| FK      | 1375 mW                               | 11 mW/°C           | 880 mW                                | 275 mW                                 |
| J       | 1375 mW                               | 11 mW/°C           | 880 mW                                | 275 mW                                 |

#### recommended operating conditions

|  |                  | MIN  | NOM | MAX  | UNIT |
|--|------------------|------|-----|------|------|
|  | SN55173          | 4.5  | 5   | 5.5  | V    |
| Supply voltage, V <sub>CC</sub>            | SN65173, SN75173 | 4.75 | 5   | 5.25 | V    |
| Common-mode input voltage, V <sub>IC</sub> |                  |      |     | ±12  | V    |
| Differential input voltage, VID            |                  |      |     | ±12  | V    |
| High-level enable-input voltage, VIH       |                  | 2    |     |      | V    |
| Low-level enable-input voltage, VIL        |                  |      |     | 0.8  | V    |
| High-level output current, I <sub>OH</sub> |                  |      |     | -400 | μA   |
| Low-level output current, IOL              |                  |      |     | 16   | mA   |
|  | SN55173          | -55  |     | 125  |      |
| Operating free-air temperature, TA         | SN65173          | -40  |     | 85   | °C   |
|  | SN75173          | 0    |     | 70   |      |



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

#### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

| PARAMETER                                      |   | TEST CONDITIONS                   |                           |                         | MIN            | TYP <sup>†</sup> | MAX  | UNIT |    |
|--|---|-----------------------------------|---------------------------|-------------------------|----------------|------------------|------|------|----|
| V <sub>IT+</sub>                               | Positive-going input threshold voltage            | V <sub>O</sub> = 2.7 V,           | $I_{O} = -0.4 \text{ mA}$ |                         |                |                  | 0.2  | V    |    |
| V <sub>IT</sub> -                              | Negative-going input threshold voltage            | $V_{O} = 0.5 V,$                  | lO = 16 mA                |                         | -0.2‡          |                  |      | V    |    |
| V <sub>hys</sub>                               | Hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –) | See Figure 4                      |                           |                         |                | 50               |      | mV   |    |
| VIK  | Enable-input clamp voltage                        | I <sub>I</sub> = -18 mA           | lj = – 18 mA              |                         |                |                  | -1.5 | V    |    |
|  |   |                                   |                           | SN55173                 | 2.5            |                  |      | V    |    |
| ∨он  | High-level output voltage                         | V <sub>ID</sub> = 200 mV,         | I <sub>OH</sub> = -400 μA | SN65173,<br>SN75173     | 2.7            |                  |      | V    |    |
| Vai  |   | )//m 200 m)/                      | = – 200 mV, See Figure 1  | I <sub>OL</sub> = 8 mA  |                |                  | 0.45 | V    |    |
| VOL  | Low-level output voltage                          | $v_{ID} = -200 \text{ mv},$       |                           | I <sub>OL</sub> = 16 mA |                |                  | 0.5  | v    |    |
| IOZ  | High-impedance-state output current               | $V_{O} = 0.4 V \text{ to } 2.4 V$ |                           |                         |                | ±20              | μA   |      |    |
| 1.   |   | Other input at 0 V,               | See Note 2                | VI = 12 V               |                |                  | 1    | mA   |    |
| Ι  | Line input current                                | Other input at 0 v,               | See Note 3                | $V_{I} = -7 V$          | $V_{I} = -7 V$ |                  |      | -0.8 | ША |
| Iн   | High-level enable-input current                   | V <sub>IH</sub> = 2.7 V           |                           |                         |                |                  | 20   | μΑ   |    |
| IIL Low-level enable-input current VIL = 0.4 V |   |                                   |                           | -100                    | μΑ             |                  |      |      |    |
| r <sub>i</sub>                                 | Input resistance                                  |                                   |                           |                         | 12             |                  |      | kΩ   |    |
| IOS  | Short-circuit output current                      |                                   |                           |                         | -15            |                  | -85  | mA   |    |
| ICC  | C Supply current Outputs disabled                 |                                   |                           |                         | 70             | mA               |      |      |    |

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.


### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

| PARAMETER        |  | TEST CONDITIONS   |              | MIN | TYP | MAX | UNIT |
|------------------|--|---|--------------|-----|-----|-----|------|
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output | $V_{ID} = -1.5 V$ to 1.5 V,<br>$C_L = 15 pF$ , See Figure 1 |              |     | 20  | 35  | ns   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output |   |              |     | 22  | 35  | ns   |
| <sup>t</sup> PZH | Output enable time to high level                 | C <sub>L</sub> = 15 pF,                                     | See Figure 2 |     | 17  | 22  | ns   |
| <sup>t</sup> PZL | Output enable time to low level                  | C <sub>L</sub> = 15 pF,                                     | See Figure 3 |     | 20  | 25  | ns   |
| <sup>t</sup> PHZ | Output disable time from high level              | C <sub>L</sub> = 5 pF,                                      | See Figure 2 |     | 21  | 30  | ns   |
| <sup>t</sup> PLZ | Output disable time from low level               | C <sub>L</sub> = 5 pF,                                      | See Figure 3 |     | 30  | 40  | ns   |



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000


#### PARAMETER MEASUREMENT INFORMATION



#### <sup>†</sup> Voltage for the SN55173 only.

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .






<sup>†</sup> Voltage for the SN55173 only.

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .
  - C. All diodes are 1N916, or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### Figure 2. t<sub>PHZ</sub>, t<sub>PZH</sub> Test Circuit and Voltage Waveforms



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000




- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .
    - C. All diodes are 1N916, or equivalent.
    - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 3. t<sub>PZL</sub>, t<sub>PLZ</sub> Test Circuit and Voltage Waveforms



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000




**TYPICAL CHARACTERISTICS<sup>†</sup>** 

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000




**TYPICAL CHARACTERISTICS<sup>†</sup>** 


<sup>†</sup>Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS144E – OCTOBER 1980 – REVISED APRIL 2000



#### **TYPICAL CHARACTERISTICS**



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated