
## 捷多邦,专业PCB打样工厂,24小时加急**场**65ALS1176 DIFFERENTIAL BUS TRANSCEIVER

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

- Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27
- Recommended for PROFIBUS Applications
- Operates at Data Rates up to 35 MBaud
- Operating Temperature Range ...-25°C to 85°C
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirement
  ... 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Thermal-Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design
- Package Options Include Plastic
  Small-Outline (D) Package and (P) DIPs

#### D<sup>†</sup> OR P PACKAGE (TOP VIEW)



† The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN65ALS1176DR).

#### description

The SN65ALS1176 differential bus transceiver is designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS1176 combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or  $V_{\rm CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The SN65ALS1176 is characterized for operation from -25°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **Function Tables**

## **DRIVERS**


INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z

#### **RECEIVER**

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 V$	L	L
X	Н	Z
Inputs open	L	Н


H = high level, L = low level, X = irrelevant, ? = Indeterminate, Z = high impedance (off)

## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	
Enable input voltage, V <sub>I</sub>	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	97°C/W
P package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			5	5.25	V
Input voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>				12	V
				-7	V
High-level input voltage, VIH	D, DE, and RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 3)	•			±12	V
High level output outront leve	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
Low lovel cutout current les	Driver			60	mA
Low-level output current, IOL	Receiver			8	IIIA
Operating free-air temperature, T <sub>A</sub>				85	°C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

#### **DRIVER SECTION**

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS†	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
IVOD1I	Differential output voltage	IO = 0		1.5		6	V
11/ 1	Differential output voltege	$R_L = 100 \Omega$ ,	See Figure 1	1/2 V <sub>OD 1</sub> (	or 2§		V
IVOD2I	Differential output voltage	$R_L = 54 \Omega$ ,	See Figure 1	2.1	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	$V_{test} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage¶					±0.2	V
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3 -1	٧
∆  Voc	Change in magnitude of common-mode output voltage¶					±0.2	V
lo.	Output ourrent	Outputs disabled,	V <sub>O</sub> = 12 V			1	mA
Ю	Output current	See Note 4	V <sub>O</sub> = -7 V			-0.8	IIIA
lн	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ
		V <sub>O</sub> = -4 V				-250	
la a	Short-circuit output current#	V <sub>O</sub> = 0				-150	mA
los		VO = VCC				250	mA
		VO = 8 V				250	
laa	Supply current	No load	Outputs enabled		23	30	mA
ICC	Supply current	INU IUAU	Outputs disabled		19	26	IIIA

The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

NOTE 4: This applies for both power on and power off; refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> The minimum  $V_{OD2}$  with a 100- $\Omega$  load is either 1/2  $V_{OD1}$  or 2 V, whichever is greater.

 $<sup>\</sup>P_{\Delta} | V_{OD} |$  and  $\Delta | V_{OC} |$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from one logic state to the other.

 $<sup>\</sup>ensuremath{^\#}$  Duration of the short circuit should not exceed one second for this test.

## SN65ALS1176 **DIFFERENTIAL BUS TRANSCEIVER**

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
t <sub>d</sub> (OD)	Differential output delay time					15	ns	
t <sub>sk(p)</sub>	Pulse skew <sup>‡</sup>	$R_L = 54 \Omega$ , See Figure 3	$R_L = 54 \Omega$ , $C_L = 50 pF$ ,	$C_L = 50 \text{ pF},$		0	2	ns
t <sub>t</sub> (OD)	Differential output transition time	occ rigare o			8		ns	
<sup>t</sup> PZH	Output enable time to high level	$R_L$ = 110 Ω, See Figure 4	$C_L = 50 \text{ pF},$			80	ns	
tPZL	Output enable time to low level	$R_L$ = 110 $Ω$ , See Figure 5	$C_L = 50 \text{ pF},$			30	ns	
<sup>t</sup> PHZ	Output disable time from high level	$R_L$ = 110 Ω, See Figure 4	$C_L = 50 \text{ pF},$			50	ns	
<sup>t</sup> PLZ	Output disable time from low level	$R_L$ = 110 Ω, See Figure 5	$C_L = 50 \text{ pF},$			30	ns	

#### **SYMBOL EQUIVALENTS**

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
VO	$V_{oa}$ , $V_{ob}$	V <sub>oa</sub> , V <sub>ob</sub>
VOD1	Vo	Vo
V <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
IVOD3	None	V <sub>t</sub> (test termination measurement 2)
Δ V <sub>OD</sub>	$  V_t  -  \overline{V}_t  $	$  V_t  -  \overline{V}_t  $
Voc	V <sub>os</sub>	V <sub>os</sub>
Δ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I <sub>sa</sub>  ,  I <sub>sb</sub>	None
lo	I <sub>xa</sub>  ,  I <sub>xb</sub>	l <sub>ia</sub> , l <sub>ib</sub>



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Pulse skew is defined as the |tp<sub>LH</sub> - tp<sub>HL</sub>| of each channel of the same device.

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

## **RECEIVER SECTION**

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_0 = 2.7 V$	$I_0 = -0.4 \text{ mA}$			0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage	$V_0 = 0.5 V$	I <sub>O</sub> = 8 mA	-0.2‡			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				60		mV
٧ıK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	$I_{OH} = -400 \mu A,$	2.7			٧
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 6	$I_{OL} = 8 \text{ mA},$			0.45	V
loz	High-impedance-state output current	$V_O = 0.4 \text{ V to } 2.4 \text{ V}$	V <sub>O</sub> = 0.4 V to 2.4 V			±20	μΑ
\/.	Line innut compat	Other input = 0 V,	V <sub>I</sub> = 12 V			1	mA
٧ı	Line input current	See Note 5	V <sub>I</sub> = −7 V			-0.8	IIIA
lн	High-level-enable input current	V <sub>IH</sub> = 2.7 V				20	μΑ
I <sub>I</sub> L	Low-level-enable input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
rl	Input resistance			12	20		kΩ
los	Short-circuit output current	$V_{ID} = 200 \text{ mV},$	V <sub>O</sub> = 0	-15		-85	mA
laa	Complex compart	No load	Outputs enabled		23	30	mA
Icc	Supply current	เพอ เอลน	Outputs disabled		19	26	IIIA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 5: This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
t <sub>pd</sub>	Propagation time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	CL = 15 pF,			25	ns
tsk(p)	Pulse skew§	See Figure 7			0	2	ns
<sup>t</sup> PZH	Output enable time to high level	C <sub>L</sub> = 15 pF,	Coo Figure 9		11	18	ns
tPZL	Output enable time to low level				11	18	ns
t <sub>PHZ</sub>	Output disable time from high level		See Figure 8			50	ns
tPLZ	Output disable time from low level					30	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Pulse skew is defined as the |tpLH - tpHL| of each channel of the same device.




Figure 1. Driver V<sub>OD2</sub> and V<sub>OC</sub> Test Circuit





Figure 2. Driver  $V_{OD3}$  Test Circuit




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \ \Omega$ .
- C.  $t_{d(OD)} = t_{d(ODH)}$  or  $t_{d(ODL)}$

Figure 3. Driver Differential-Output Delay and Transition Times






NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  9 ns,  $t_{f} \leq$ 

Figure 4. Driver Enable and Disable Times



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns

Figure 5. Driver Enable and Disable Times







Figure 6. Receiver VOH and VOL Test Circuit




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .
- C.  $t_{pd} = t_{PLH}$  or  $t_{PHL}$

Figure 7. Receiver Propagation-Delay Times





NOTES: A.  $\,C_L\,$  includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{O} = 50 \Omega$ .

Figure 8. Receiver Output Enable and Disable Times



SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

## **APPLICATION INFORMATION**



NOTE A: The line should terminate at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

**Figure 9. Typical Application Circuit** 



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated