查询SN65ALS176供应商

SN65ALS176, SN75ALS176; SN75ALS176A SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

R

RE 2

DE 3

DΠ

SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

Vcc

GND

B

6 1 A

5

D OR P PACKAGE

(TOP VIEW)

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27
- Operate at Data Rates up to 35 MBaud
- Four Skew Limits Available: SN65ALS176...15 ns SN75ALS176...10 ns SN75ALS176A...7.5 ns SN75ALS176B...5 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirements 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down
 Protection
- Receiver Open-Circuit Fail-Safe Design

description

The SN65ALS176 and SN75ALS176 series differential bus transceivers are designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS176 and SN75ALS176 series combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The SN65ALS176 is characterized for operation from -40° C to 85° C, and the SN75ALS176 series is characterized for operation from 0° C to 70° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

AVAILABLE OPTIONS

		PACKAGED	DEVICES
TA	^t sk(lim) [†]	SMALL OUTLINE (D) [‡]	PLASTIC DIP (P)
0°C to 70°C	10 7.5 5	SN75ALS176D SN75ALS176AD SN75ALS176BD	SN75ALS176P SN75ALS176AP SN75ALS176BP
-40°C to 85°C	15	SN65ALS176D	SN65ALS176P

⁺ t_{Sk(lim)} This is the maximum range that the driver or receiver delay times vary over temperature, V_{CC}, and process (device to device).

[‡] The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75ALS176DR).

Function Tables

DRIVER

INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	н
Х	L	Z	Z

H = high level, L = low level, X = irrelevant,

Z = high impedance


RECEIVER

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 V$	L	L
Х	Н	Z
Inputs open	L	н

H = high level, L = low level, X = irrelevant,


Z = high impedance

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, V ₁	5.5 V
Package thermal impedance, θ_{JA} (see Note 2): D package	197°C/W
P package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

recommended operating conditions (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Input voltage at any bus terminal (separately or common mode), VI or VIC				12	V
input voltage at any bus terminal (separately of common mode), v				-7	v
High-level input voltage, V _{IH}	D, DE, and RE	2			V
Low-level input voltage, VIL	D, DE, and RE			0.8	V
Differential input voltage, VID (see Note 3)				±12	V
High-level output current, IOH	Driver			-60	mA
Tigh-level output current, IOH	Receiver	4.75 5 5.25 12 -7 2 0.8 ±12	μA		
	Driver			60	mA
Low-level output current, IOL	Receiver			8	ША
Operating free air temperature. Te	SN65ALS176	-40		85	°C
Operating free-air temperature, T _A	SN75ALS176 series	0		70	C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS [†]	MIN	TYP‡	MAX	UNIT	
VIK	Input clamp voltage	lı = – 18 mA				-1.5	V	
VO	Output voltage	IO = 0		0		6	V	
VOD1	Differential output voltage	I ^O = 0		1.5		6	V	
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2VOD1 or 2§			V	
		ge in magnitude of differential ± 0.1 t voltage ¶ ± 0.1 non-mode output voltage $R_L = 54 \Omega \text{ or } 100 \Omega$, See Figure 1 ge in magnitude of $-$	5	V				
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V	
4 V _{OD}	Change in magnitude of differential output voltage \P					±0.2	V	
VOC	Common-mode output voltage	R _L = 54 Ω or 100 Ω,	$R_L = 54 \Omega$ or 100 Ω,	See Figure 1			3 -1	V
	Change in magnitude of common-mode output voltage¶					±0.2	V	
	Output current	Outputs disabled,	V _O = 12 V			1	mA	
10	Output current	See Note 4	$V_{O} = -7 V$			-0.8	ШA	
lιΗ	High-level input current	V _I = 2.4 V				20	μΑ	
۱ _{IL}	Low-level input current	V _I = 0.4 V				-400	μΑ	
		$V_{O} = -4 V$	SN65ALS176			-250		
		$V_{O} = -6 V$	SN75ALS176			-250		
los	Short-circuit output current#	$V_{O} = 0$				-150	mA	
		AO = ACC		250				
		V _O = 8 V				230		
	Supply current	No load	Outputs enabled		23	30	mA	
ICC		ino luau	Outputs disabled		19	26	IIIA	

[†] The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

[‡] All typical values are at V_{CC} = 5 V and T_A = 25° C.

§ The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

 $\int \Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from one logic state to the other.

[#]Duration of the short circuit should not exceed one second for this test.

NOTE 4: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

SN65ALS176

PARAMETER		TEST CONDIT	ΜΙΝ ΤΥ	'PT MAX	UNIT	
^t d(OD)	Differential output delay time	$R_L = 54 \Omega$, $C_L = 50 pF$,	See Figure 3		15	ns
^t sk(p)	Pulse skew [‡]	$R_{I} = 54 \Omega$, $C_{I} = 50 pF$,	See Figure 3		0 2	ns
^t sk(lim)	Pulse skew§	$R_{L} = 54 22, C_{L} = 50 \text{ pr},$	See Figure 5		15	115
tt(OD)	Differential output transition time	$R_L = 54 \Omega$, $C_L = 50 pF$,	See Figure 3		8	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$, $C_L = 50 pF$,	See Figure 4		80	ns
t _{PZL}	Output enable time to low level	$R_L = 110 \Omega$, $C_L = 50 pF$,	See Figure 5		30	ns
^t PHZ	Output disable time from high level	$R_L = 110 \Omega$, $C_L = 50 pF$,	See Figure 4		50	ns
t _{PLZ}	Output disable time from low level	$R_L = 110 \Omega$, $C_L = 50 pF$,	See Figure 5		30	ns

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

⁺ Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device. § Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

SN75ALS176, SN75ALS176A, SN75ALS176B

	PARAMETER				ONS	MIN	TYP†	MAX	UNIT
		'ALS176				3	8	13	
^t d(OD)	Differential output delay time	'ALS176A	$R_L = 54 \Omega$, C_L	= 50 pF,	See Figure 3	4	7	11.5	ns
		'ALS176B				5	8	10	
^t sk(p)	Pulse skew‡		$R_L = 54 \Omega$, C_L	= 50 pF,	See Figure 3		0	2	ns
		'ALS176						10	
^t sk(lim)	Pulse skew§	'ALS176A	$R_L = 54 \Omega$, C_L	= 50 pF,	See Figure 3			7.5	ns
		'ALS176B						5	
tt(OD)	Differential output transition time		$R_L = 54 \Omega$, C_L	= 50 pF,	See Figure 3		8		ns
^t PZH	Output enable time to high level		$R_L = 110 \Omega$, $C_L =$	= 50 pF,	See Figure 4		23	50	ns
t _{PZL}	Output enable time to low level		$R_L = 110 \Omega$, $C_L =$	= 50 pF,	See Figure 5		14	20	ns
^t PHZ	Z Output disable time from high level		$R_L = 110 \Omega$, $C_L =$	= 50 pF,	See Figure 4		20	35	ns
^t PLZ	Output disable time from low leve))	$R_L = 110 \Omega, C_L =$	= 50 pF,	See Figure 5		8	17	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

§ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	V _{oa} , V _{ob}	V _{oa} , V _{ob}
V _{OD1}	Vo	Vo
V _{OD2}	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)
V _{OD3}	None	V _t (test termination measurement 2)
Δ V _{OD}	V _t – V _t	$ V_t - \overline{V}_t $
Voc	V _{OS}	V _{os}
	V _{os} – V _{os}	V _{OS} – V _{OS}
IOS	I _{sa} , I _{sb}	None
lo	I _{xa} , I _{xb}	l _{ia} , l _{ib}



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

	PARAMETER	ER TEST CONDITIONS MIN		MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
VIT-	Negative-going input threshold voltage	V _O = 0.5 V,	IO = 8 mA	-0.2‡			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} _)				60		mV
VIK	Enable-input clamp voltage	I _I = -18 mA				-1.5	V
∨он	High-level output voltage	V _{ID} = 200 mV, See Figure 6	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 6	I _{OL} = 8 mA,			0.45	V
loz	High-impedance-state output current	$V_{O} = 0.4 \text{ V to } 2.4 \text{ V}$				±20	μΑ
N/-	Line input ourrest	Other input = 0 V,	VI = 12 V			1	mA
VI	Line input current	See Note 4	$V_{I} = -7 V$			-0.8	ША
ЧΗ	High-level-enable input current	V _{IH} = 2.7 V				20	μΑ
Ι _{ΙL}	Low-level-enable input current	V _{IL} = 0.4 V				-100	μA
rı	Input resistance			12	20		kΩ
los	Short-circuit output current	V _{ID} = 200 mV,	$V_{O} = 0$	-15		-85	mA
	Supply ourrent	No load	Outputs enabled		23	30	
lcc	Supply current		Outputs disabled		19	26	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}C$.

[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

SN65ALS176

PARAMETER		TEST CONI	TEST CONDITIONS		түр†	MAX	UNIT
^t pd	Propagation time	$V_{ID} = -1.5 V$ to 1.5 V, See Figure 7	C _L = 15 pF,			25	ns
t _{sk(p)}	Pulse skew§	See Figure 7			0	2	ns
^t sk(lim)	Pulse skew¶	$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,			15	ns
^t PZH	Output enable time to high level				11	18	ns
t _{PZL}	Output enable time to low level		See Figure 8		11	18	ns
^t PHZ	Output disable time from high level	C _L = 15 pF,	See Figure o			50	ns
^t PLZ	Output disable time from low level					30	ns

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

§ Pulse skew is defined as the |tpLH - tpHL| of each channel of the same device.

 \P Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted) (continued)

SN75ALS176, SN75ALS176A, SN75ALS176B


PARAMETER		TEST CO	ONDITIONS	MIN	TYP†	MAX	UNIT	
		'ALS176		9	14	19		
^t pd	Propagation time	'ALS176A	$V_{ID} = -1.5 V$ to 1.5 V, See Figure 7	С _L = 15 рF,	10.5	14	18	ns
	,	'ALS176B	See Figure 7		11.5	13	16.5	
^t sk(p)	Pulse skew‡					0	2	ns
	Pulse skew§	'ALS176					10	
^t sk(lim)		$\begin{array}{c} \text{'ALS176A} \\ \end{array} \begin{array}{c} R_{L} = 54 \ \Omega, \\ \text{See Figure 3} \end{array} \begin{array}{c} C_{L} = 54 \ \Omega, \\ $	$C_{L} = 50 \text{ pF},$			7.5	ns	
		'ALS176B	g				5	
^t PZH	Output enable time to high	level				7	14	ns
^t PZL	Output enable time to low le	evel	C 15 pE	See Figure 8		20	35	ns
^t PHZ	Output disable time from high	gh level	C _L = 15 pF,	See Figure 6		20	35	ns
^t PLZ	Output disable time from lo	w level				8	17	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Pulse skew is defined as the |tpLH - tpHL| of each channel of the same device.

§ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

PARAMETER MEASUREMENT INFORMATION









Figure 2. Driver V_{OD3}



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999


PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
- C. $t_d(OD) = t_d(ODH)$ or $t_d(ODL)$

Figure 3. Driver Test Circuit and Voltage Waveforms




- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_Q = 50 Ω .

Figure 4. Driver Test Circuit and Voltage Waeforms




SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C_L includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .






- NOTES: A. CL includes probe and jig capacitance.
 - B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - C. tpd = tPLH or tPHL





SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

Figure 8. Receiver Test Circuit and Voltage Waveforms



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999



TYPICAL CHARACTERISTICS[†]


[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

Figure 11

IO - Output Current - mA



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999




TYPICAL CHARACTERISTICS[†]

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS040G - AUGUST 1987 - REVISED DECEMBER 1999



TYPICAL CHARACTERISTICS[†]

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

APPLICATION INFORMATION

NOTE A: The line should terminate at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated