


# 3.3-V CAN TRANSCEIVERS

### **FEATURES**


- Qualification in Accordance With AEC-Q100<sup>†</sup>
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates With a 3.3-V Supply
- Low Power Replacement for the PCA82C250 Footprint
- Bus/Pin ESD Protection Exceeds 15-kV HBM
- Controlled Driver Output Transition Times for Improved Signal Quality on the SN65HVD230Q and SN65HVD231Q
- Unpowered Node Does Not Disturb the Bus
- Compatible With the Requirements of the ISO 11898 Standard
- Low-Current SN65HVD230Q Standby Mode 370 μA Typical


# logic diagram (positive logic)

SN65HVD230Q, SN65HVD231Q Logic Diagram (Positive Logic)




- Low-Current SN65HVD231Q Sleep Mode 0.1 μA Typical
- Designed for Signaling Rates<sup>‡</sup> Up To 1 Megabit/Second (Mbps)
- Thermal Shutdown Protection
- Open-Circuit Fail-Safe Design





SN65HVD232Q Logic Diagram (Positive Logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

‡ The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

<sup>†</sup> Contact factory for details. Q100 qualification data available on request.

SGLS117C - JUNE 2001 - REVISED JUNE 2002

### **DESCRIPTION**

The SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers, or with equivalent devices. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps.

Designed for operation in especially-harsh environments, these devices feature cross-wire protection, loss-of-ground and overvoltage protection, overtemperature protection, as well as wide common-mode range.

The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications. It operates over a -2-V to 7-V common-mode range on the bus, and it can withstand common-mode transients of  $\pm 25$  V.

On the SN65HVD230Q and SN65HVD231Q,  $R_S$  (pin 8) provides three different modes of operation: high-speed, slope control, and low-power modes. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. This slope control is implemented with external resistor values of 10 k $\Omega$ , to achieve a 15-V/ $\mu$ s slew rate, to 100 k $\Omega$ , to achieve a 2-V/ $\mu$ s slew rate.

The circuit of the SN65HVD230Q enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to  $R_S$  (pin 8). The DSP controller reverses this low-current standby mode when a dominant state (bus differential voltage > 900 mV typical) occurs on the bus.

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both the driver and the receiver are switched off in the SN65HVD231Q when a high logic level is applied to  $R_S$  (pin 8) and remain in this sleep mode until the circuit is reactivated by a low logic level on  $R_S$ .

The  $V_{ref}$  (pin 5 on the SN65HVD230Q and SN65HVD231Q) is available as a  $V_{CC}/2$  voltage reference.

The SN65HVD232Q is a basic CAN transceiver with no added options; pins 5 and 8 are NC, no connection.

### **AVAILABLE OPTIONS**

FUNCTION NUMBER	LOW POWER MODE	INTEGRATED SLOPE CONTROL	Vref PIN
'230	370-μA standby mode	Yes	Yes
'231	10-μA sleep mode	Yes	Yes
'232	No standby or sleep mode	No	No

PART NUMBER	Q100	TA	MARKED AS:
SN65HVD230QD	No		HV230Q
SN65HVD231QD	No	–40°C to 125°C	HV231Q
SN65HVD232QD	No	125 0	HV232Q
SN65HVD230QDQ1	Yes		230Q1
SN65HVD231QDQ1	Yes	-40°C to 125°C	231Q1
SN65HVD232QDQ1	Yes	] '200	232Q1

The D package is available taped and reeled. Add the suffix R to device type (e.g., SN65HVD230QDRQ1).



# **Function Tables**

# DRIVER (SN65HVD230Q, SN65HVD231Q)

INDUT		OUT	PUTS	DUO OTATE	
INPUT D	R <sub>S</sub>	CANH	CANL	BUS STATE	
L	V 40V	Н	L	Dominant	
Н	$V_{(Rs)} < 1.2 V$	Z	Z	Recessive	
Open	X	Z	Z	Recessive	
X	$V_{(Rs)} > 0.75 V_{CC}$	Z	Z	Recessive	

H = high level; L = low level; X = irrelevant; ? = indeterminate

# DRIVER (SN65HVD232Q)

	•		,	
INDUT D	OUTPUTS		DUC CTATE	
INPUT D	CANH	CANL	BUS STATE	
L	Н	L	Dominant	
Н	Z	Z	Recessive	
Open	Z	Z	Recessive	

H = high level; L = low level

# RECEIVER (SN65HVD230Q)

DIFFERENTIAL INPUTS	RS	OUTPUT R
$V_{ID} \ge 0.9 V$	Х	L
0.5 V < V <sub>ID</sub> < 0.9 V	Х	?
V <sub>ID</sub> ≤ 0.5 V	Х	Н
Open	X	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

# **RECEIVER (SN65HVD231Q)**

DIFFERENTIAL INPUTS	R <sub>S</sub>	OUTPUT R
V <sub>ID</sub> ≥ 0.9 V		L
0.5 V < V <sub>ID</sub> < 0.9 V	V <sub>(Rs)</sub> < 1.2 V	?
V <sub>ID</sub> ≤ 0.5 V	, ,	Н
X	V <sub>(Rs)</sub> > 0.75 V <sub>CC</sub>	Н
X	1.2 V < V <sub>(Rs)</sub> < 0.75 V <sub>CC</sub>	?
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

# RECEIVER (SN65HVD232Q)

DIFFERENTIAL INPUTS	OUTPUT R
V <sub>ID</sub> ≥ 0.9 V	L
0.5 V < V <sub>ID</sub> < 0.9 V	?
V <sub>ID</sub> ≤ 0.5 V	Н
Open	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate



# **Function Tables (Continued)**

# TRANSCEIVER MODES (SN65HVD230Q, SN65HVD231Q)

V <sub>(Rs)</sub>	OPERATING MODE	
V <sub>(RS)</sub> > 0.75 V <sub>CC</sub>	Standby	
10 k $\Omega$ to 100 k $\Omega$ to ground	Slope control	
V <sub>(RS)</sub> < 1 V	High speed (no slope control)	

# **Terminal Functions**

	SN65HVD230Q, SN65HVD231Q			
TERMINAL		DESCRIPTION		
NAME	NO.	DESCRIPTION		
CANL	6	Low bus output		
CANH	7	High bus output		
D	1	Driver input		
GND	2	Ground		
R	4	Receiver output		
RS	8	Standby/slope control		
VCC	3	Supply voltage		
V <sub>ref</sub>	5	Reference output		


SN65HVD232Q				
TERMINAL		DESCRIPTION		
NAME	NO.	DESCRIPTION		
CANL	6	Low bus output		
CANH	7	High bus output		
D	1	Driver input		
GND	2	Ground		
NC	5, 8	No connection		
R	4	Receiver output		
Vcc	3	Supply voltage		




4

# equivalent input and output schematic diagrams


# **CANH and CANL Inputs**




**D** Input



**CANH and CANL Outputs** 



R Output



SGLS117C - JUNE 2001 - REVISED JUNE 2002

# absolute maximum ratings over operating free-air temperature (see Note 1) (unless otherwise noted)†

Supply voltage range, $V_{CC}$		7 V to 16 V
Voltage input range, transient pulse, CANH and CANL, throu	ıgh 100 $\Omega$ (see Figure 7) $ \ldots  -25$	5 V to 25 V
Input voltage range, V <sub>I</sub> (D or R)	−0.5 V to V <sub>0</sub>	CC + 0.5 V
Electrostatic discharge: Human body model (see Note 2)	CANH, CANL and GND	15 kV
	All pins	2.5 kV
Charged-device model (see Note 3)	All pins	4 kV
Continuous total power dissipation		
Storage temperature range, T <sub>stq</sub>		C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 secon		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

- 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		3		3.6	V
Voltage at any bus terminal (common mode) V <sub>IC</sub>		-2§		7	V
Voltage at any bus terminal (separately) V <sub>I</sub>		-2.5		7.5	V
High-level input voltage, VIH	D, R	2			V
Low-level input voltage, V <sub>IL</sub>	D, R			0.8	V
Differential input voltage, V <sub>ID</sub> (see Figure 5)	-6		6	V	
V(RS)	0		VCC	V	
V <sub>(RS)</sub> for standby or sleep		0.75 V <sub>CC</sub>		VCC	V
Rs wave-shaping resistance		0		100	kΩ
High level entered company.	Driver	-40			4
High-level output current, IOH	Receiver	-8			mA
			48		
Low-level output current, IOL			8	mA	
Operating free-air temperature, TA	-40		125	°C	

<sup>§</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



# driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER				EST CONDITION	IS	MIN	TYP <sup>†</sup>	MAX	UNIT
V		Daminant		$V_I = 0 V$		CANH	2.45		VCC	
VOH	Bus output	Dominant		See Figure	1 and Figure 3	CANL	0.5		1.25	.,
.,	voltage	D		V <sub>I</sub> = 3 V,		CANH		2.3		V
VOL		Recessive		See Figure	1 and Figure 3	CANL		2.3		
.,			$V_I = 0 V$ ,	See Figure 1		1.5	2	3		
V <sub>OD(D)</sub>	Differential output	Dominant t		$V_I = 0 V$ ,	V <sub>I</sub> = 0 V, See Figure 2		1.2	2	3	V
.,	voltage		V <sub>I</sub> = 3 V, See Figure 1			-120	0	12	mV	
VOD(R)		Recessive		$V_I = 3 V$ , No load		-0.5	-0.2	0.05	V	
lіН	High-level input cur	rent		V <sub>I</sub> = 2 V			-30			μΑ
I <sub>I</sub> L	Low-level input curr	rent		$V_{I} = 0.8 V$			-30			μΑ
	Observation of the section of			V <sub>CANH</sub> = -2 V		-250		250		
los	Short-circuit output	current		V <sub>CANL</sub> = 7	V		-250		250	mA
Co	Output capacitance	)		See receive	r					
		Standby	SN65HVD230Q	., ,,				370	600	
	Cumply augrent	Sleep	SN65HVD231Q	$V_{(RS)} = V_{C}$	С			0.1		μΑ
lcc	Supply current	All dovisoo	Dominant	$V_I = 0 V$ ,	No load	Dominant		10	17	A
		All devices	Recessive	$V_I = V_{CC}$ ,	No load	Recessive		10	17	mA

<sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

# driver switching characteristics at $T_A$ = 25°C (unless otherwise noted) SN65HVD230Q and SN65HVD231Q

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
		V(RS) = 0 V			35	85	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Rs with 10 k $\Omega$ to ground			70	125	ns
		Rs with 100 k $\Omega$ to ground			500	870	
		V(RS) = 0 V			70	120	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	$R_S$ with 10 $k\Omega$ to ground			130	180	ns
		$R_S$ with 100 $k\Omega$ to ground			870	1200	
	Pulse skew ( tp(HL) - tp(LH) )	V(RS) = 0 V			35		
t <sub>sk(p)</sub>		Rs with 10 k $\Omega$ to ground	C <sub>L</sub> = 50 pF, See Figure 4		60		ns
- (17)		Rs with 100 k $\Omega$ to ground	= Gee rigule 4		370		
t <sub>r</sub>	Differential output signal rise time			25	50	100	ns
tf	Differential output signal fall time	V(RS) = 0 V		40	55	80	ns
t <sub>r</sub>	Differential output signal rise time	<b>B</b> W 40104		80	120	160	ns
t <sub>f</sub>	Differential output signal fall time	$R_S$ with 10 $k\Omega$ to ground		80	125	150	ns
t <sub>r</sub>	Differential output signal rise time	B ** 400 LO		600	800	1200	ns
tf	Differential output signal fall time	R <sub>S</sub> with 100 kΩ to ground		600	825	1000	ns

SGLS117C – JUNE 2001 – REVISED JUNE 2002

# driver switching characteristics at $T_A$ = 25°C (unless otherwise noted)

# SN65HVD232Q

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			35	85	ns
tPHL	Propagation delay time, high-to-low-level output			70	120	ns
tsk(p)	Pulse skew ( tp(HL) - tp(LH) )	C <sub>L</sub> = 50 pF, See Figure 4		35		ns
t <sub>r</sub>	Differential output signal rise time		25	50	100	ns
tf	Differential output signal fall time		40	55	80	ns

# receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IT+}$	Positive-going input threshold voltage	One Table 4			750	900	mV
$V_{IT-}$	Negative-going input threshold voltage	See Table 1		500	650		.,
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –)				100		mV
Vон	High-level output voltage	$-6 \text{ V} \le \text{V}_{1D} \le 500 \text{ mV}, I_{O} = -8 \text{ mA},$	See Figure 5	2.4			V
VOL	Low-level output voltage	$900 \text{ mV} \le \text{V}_{1D} \le 6 \text{ V}, \text{I}_{O} = 8 \text{ mA}, \text{Se}$	900 mV ≤ V <sub>ID</sub> ≤ 6 V, I <sub>O</sub> = 8 mA, See Figure 5				
	Bus input current	V <sub>IH</sub> = 7 V	Other input at 0 V, D = 3 V	100		250	•
١.		V <sub>IH</sub> = 7 V, V <sub>CC</sub> = 0 V		100		350	μΑ
ΙΙ		V <sub>IH</sub> = −2 V		-200		-30	4
		$V_{IH} = -2 V$ , $V_{CC} = 0 V$		-100		-20	μΑ
Ci	CANH, CANL input capacitance	Pin-to-ground, V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5 V	$V_{(D)} = 3 V,$		32		pF
C <sub>diff</sub>	Differential input capacitance	Pin-to-pin, V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5 V	V <sub>(D)</sub> = 3 V,		16		pF
R <sub>diff</sub>	Differential input resistance	Pin-to-pin, $V_{(D)} = 3 V$		40	70	100	kΩ
R <sub>T</sub>	CANH, CANL input resistance			20	35	50	kΩ
ICC	Supply current	See driver					

<sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

# receiver switching characteristics at $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output				35	50	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 6		35	50	ns	
t <sub>sk(p)</sub>	Pulse skew ( tp(HL) - tp(LH) )				10	ns	
t <sub>r</sub>	Output signal rise time		0		1.5		ns
tf	Output signal fall time		See Figure 6		1.5		ns
t <sub>(loop</sub> )	Total loop delay, driver input to receiver output	V(RS) = 0 V			70	135	
t(loop)	Total loop delay, driver input to receiver output			105	175	ns	
t(loop)	Total loop delay, driver input to receiver output			535	920		



# device control-pin characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t(WAKE)	SN65HVD230Q wake-up time from standby mode with RS	See Figure 8		0.55	1.5	μS
(VV/UNL)	SN65HVD231Q wake-up time from sleep mode with R <sub>S</sub>	, and the second			3	μS
	Defended autout valle of	–5 μA < I <sub>(Vref)</sub> < 5 μA	0.45 V <sub>CC</sub>		0.55 V <sub>CC</sub>	V
V <sub>ref</sub>	Reference output voltage	$-50 \mu\text{A} < I_{(Vref)} < 50 \mu\text{A}$	0.4 V <sub>CC</sub>		0.6 VCC	V
I(RS)	Input current for high-speed	V <sub>(RS)</sub> < 1 V	-450		0	μΑ

<sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.

# PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage and Current Definitions






Figure 2. Driver VOD



**Figure 3. Driver Output Voltage Definitions** 



# PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_0 = 50 \Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



10

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{f} \leq$  7 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  9 ns,

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms





Figure 7. Overvoltage Protection



# PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Characteristics Over Common Mode With V(RS) at 1.2 V

V <sub>IC</sub>	V <sub>ID</sub>	VCANH	VCANL	R OU	TPUT
–2 V	900 mV	−1.55 V	−2.45 V	L	
7 V	900 mV	8.45 V	6.55 V	L	] ,,
1 V	6 V	4 V	–2 V	L	VOL
4 V	6 V	7 V	1 V	L	]
–2 V	500 mV	–1.75 V	−2.25 V	Н	
7 V	500 mV	7.25 V	6.75 V	Н	]
1 V	-6 V	–2 V	4 V	Н	۷он
4 V	−6 V	1 V	7 V	Н	
Х	Х	Open	Open	Н	1









Figure 8. t<sub>(WAKE)</sub> Test Circuit and Voltage Waveforms



12











Figure 12




# **DRIVER HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE** 120 I OH - Driver High-Level Output Current - mA 100 80 60 40 20 0 0 0.5 2 1.5 2.5 3 3.5 V<sub>O(CANH)</sub> - High-Level Output Voltage - V




# **RECEIVER LOW-TO-HIGH PROPAGATION DELAY TIME**

Figure 13




# RECEIVER HIGH-TO-LOW PROPAGATION DELAY TIME





# DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME



# DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME






Figure 18

# DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME



# **DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME**





# DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME




Figure 21

# DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME




Figure 22

# DRIVER OUTPUT CURRENT




Figure 23

# DIFFERENTIAL DRIVER OUTPUT FALL TIME vs Source Resistance (Rs)




Figure 24



SGLS117C - JUNE 2001 - REVISED JUNE 2002

### TYPICAL CHARACTERISTICS

# REFERENCE VOLTAGE VS REFERENCE CURRENT 3 2.5 VCC = 3.6 V VCC = 3 V 1.5 VCC = 3 V Iref - Reference Current - µA

### APPLICATION INFORMATION

Figure 25

This application provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5-V systems.

# introduction

ISO 11898 is the international standard for high-speed serial communication using the controller area network (CAN) bus protocol. It supports multimaster operation, real-time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that provide reliable data transmission. It is suited for networking *intelligent* devices as well as sensors and actuators within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD230Q family of 3.3-V CAN transceivers implement the lowest layers of the ISO/OSI reference model. This is the interface with the physical signaling output of the CAN controller of the Texas Instruments TMS320Lx240x 3.3-V DSPs, as illustrated in Figure 26.






Figure 26. The Layered ISO 11898 Standard Architecture

The SN65HVD230Q family of CAN transceivers are compatible with the ISO 11898 standard; this ensures interoperability with other standard-compliant products.

# application of the SN65HVD230Q

Figure 27 illustrates a typical application of the SN65HVD230Q family. The output of a DSP's CAN controller is connected to the serial driver input, pin D, and receiver serial output, pin R, of the transceiver. The transceiver is then attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120  $\Omega$ , in the standard half-duplex multipoint topology of Figure 28. Each end of the bus is terminated with 120- $\Omega$  resistors in compliance with the standard to minimize signal reflections on the bus.






Figure 27. Details of a Typical CAN Node




Figure 28. Typical CAN Network

The SN65HVD230Q/231Q/232Q 3.3-V CAN transceivers provide the interface between the 3.3-V TMS320Lx2403/6/7 CAN DSPs and the differential bus line, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO 11898 standard.

# features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q

The SN65HVD230Q/231Q/232Q are pin-compatible (but not functionally identical) with one another and, depending upon the application, may be used with identical circuit boards.

These transceivers feature 3.3-V operation and standard compatibility with signaling rates up to 1 Mbps, and also offer 16-kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and open-circuit receiver failsafe. The failsafe design of the receiver assures a logic high at the receiver output if the bus wires become open circuited. If a high ambient operating environment temperature or excessive output current result in thermal shutdown, the bus pins become high impedance, while the D and R pins default to a logic high.



# features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q (continued)

The bus pins are also maintained in a high-impedance state during low  $V_{CC}$  conditions to ensure glitch-free power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also means that an unpowered node will not disturb the bus. Transceivers without this feature usually have a very low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that could affect the entire bus.

# operating modes

R<sub>S</sub> (pin 8) of the SN65HVD230Q and SN65HVD231Q provides for three different modes of operation: high-speed mode, slope-control mode, and low-power standby mode.

# high-speed mode

The high-speed mode can be selected by applying a logic low to Rs (pin 8). The high-speed mode of operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as possible with no internal limitation on the output rise and fall slopes. The only limitations of the high-speed operation are cable length and radiated emission concerns, each of which is addressed by the slope control mode of operation.

If the low-power standby mode is to be employed in the circuit, direct connection to a DSP output pin can be used to switch between a logic-low level (< 1 V) for high speed mode operation, and the logic-high level ( $> 0.75 \text{ V}_{CC}$ ) for standby mode operation. Figure 29 shows a typical DSP connection, and Figure 30 shows the SN65HVD230Q driver output signal in high-speed mode on the CAN bus.




Figure 29. R<sub>S</sub> (Pin 8) Connection to a TMS320LF2406/07 for High-Speed or Standby Mode Operation



# high-speed mode (continued)




Figure 30. Typical SN65HVD230Q High-Speed Mode Output Waveform Into a 60- $\Omega$  Load

# slope-control mode

Electromagnetic compatibility is essential in many applications using unshielded bus cable to reduce system cost. To reduce the electromagnetic interference generated by fast rise times and resulting harmonics, the rise and fall slopes of the SN65HVD230Q and SN65HVD231Q driver outputs can be adjusted by connecting a resistor from R<sub>S</sub> (pin 8) to ground or to a logic low voltage, as shown in Figure 31. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k $\Omega$  to achieve a  $\approx$  15 V/ $\mu$ s slew rate, and up to 100 k $\Omega$  to achieve a  $\approx$  2.0 V/ $\mu$ s slew rate as displayed in Figure 32. Typical driver output waveforms from a pulse input signal with and without slope control are displayed in Figure 33. A pulse input is used rather than NRZ data to clearly display the actual slew rate.




Figure 31. Slope-Control or Standby Mode Connection to a DSP






Figure 32. SN65HVD230Q Driver Output Signal Slope vs Slope Control Resistance Value




Figure 33. Typical SN65HVD230Q 250-kbps Output Pulse Waveforms With Slope Control



SGLS117C - JUNE 2001 - REVISED JUNE 2002

### **APPLICATION INFORMATION**

# standby mode (listen only mode) of the SN65HVD230Q

If a logic high (>  $0.75\,V_{CC}$ ) is applied to  $R_S$  (pin 8) in Figures 29 and 31, the circuit of the SN65HVD230Q enters a low-current, *listen only* standby mode during which the driver is switched off and the receiver remains active. In this *listen only* state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in Figure 31. The DSP can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The DSP, sensing bus activity, reactivates the driver circuit by placing a logic low (<  $1.2\,V$ ) on  $R_S$  (pin 8).

# the babbling idiot protection of the SN65HVD231Q

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the DSP can engage the *listen-only* standby mode to disengage the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state.

### sleep mode of the SN65HVD231Q

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both driver and receiver are switched off in the SN65HVD231Q when a logic high is applied to R<sub>S</sub> (pin 8). The device remains in a very low power-sleep mode until the circuit is reactivated with a logic low applied to R<sub>S</sub> (pin 8). While in this sleep mode, the bus pins are in a high-impedance state, while the D and R pins default to a logic high.

# loop propagation delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input to the differential outputs, plus the delay from the receiver inputs to its output.

The loop delay of the transceiver displayed in Figure 34 increases accordingly when slope control is being used. This increased loop delay means that the total bus length must be reduced to meet the CAN bit-timing requirements of the overall system. The loop delay becomes \$\$\approx 100\$ ns when employing slope control with a 10-k\$\Omega\$ resistor, and \$\$\approx 500\$ ns with a 100-k\$\Omega\$ resistor. Therefore, considering that the rule-of-thumb propagation delay of typical bus cable is 5 ns/m, slope control with the 100-k\$\Omega\$ resistor decreases the allowable bus length by the difference between the 500-ns max loop delay and the loop delay with no slope control, 70.7 ns. This equates to (500-70.7 ns)/5 ns, or approximately 86 m less bus length. This slew-rate/bus length trade-off to reduce electromagnetic interference to adjoining circuits from the bus can also be solved with a high-quality shielded bus cable.






Figure 34. 70.7-ns Loop Delay Through the SN65HVD230Q With  $R_S = 0$ 



# interoperability with 5-V CAN systems

It is essential that the 3.3-V SN65HVD230Q family performs seamlessly with 5-V transceivers because of the large number of 5-V devices installed. Figure 35 displays a test bus of a 3.3-V node with the SN65HVD230Q, and three 5-V nodes: one for each of Tl's SN65LBC031 and UC5350 transceivers, and one using a competitor X250 transceiver.




Figure 35. 3.3-V/5-V CAN Transceiver Test Bed






Figure 36. SN65HVD230Q's Input, CAN Bus, and X250's RXD Output Waveforms

Figure 36 displays the SN65HVD230Q's input signal, the CAN bus, and the competitor X250's receiver output waveforms. The input waveform from the Tektronix HFS-9003 Pattern Generator in Figure 35 to the SN65HVD230Q is a 250-kbps pulse for this test. The circuit is monitored with Tektronix P6243, 1-GHz single-ended probes in order to display the CAN dominant and recessive bus states.

Figure 36 displays the 250-kbps pulse input waveform to the SN65HVD230Q on channel 1. Channels 2 and 3 display CANH and CANL respectively, with their recessive bus states overlaying each other to clearly display the dominant and recessive CAN bus states. Channel 4 is the receiver output waveform of the competitor X250.




# SGLS117C - JUNE 2001 - REVISED JUNE 2002

# **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012







i.com 29-Sep-2006

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD230QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD230QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD230QDRQ1	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI
SN65HVD231QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD231QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD231QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD232QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD232QDR	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI
SN65HVD232QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated