



CAN TRANSCEIVER

FEATURES

- Drop-In Improved Replacement for the PCA82C250 and PCA82C251
- Bus-Fault Protection of ±36 V
- Meets or Exceeds ISO 11898
- Signaling Rates⁽¹⁾ Up to 1 Mbps
- High Input Impedance Allows up to 120 SN65HVD251 Nodes on a Bus
- Bus Pin ESD Protection Exceeds 14 kV HBM
- Unpowered Node Does Not Disturb the Bus
- Low-Current Standby Mode 200 μA Typical
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Bus Protection For Hot-Plugging
- DeviceNet Vendor ID # 806
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in bps (bits per second).

APPLICATIONS

- CAN Data Buses
- Industrial Automation
 - DeviceNet™ Data Buses
 - Smart Distributed Systems (SDS™)
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface

DESCRIPTION


The SN65HVD251 is intended for use in applications employing the Controller Area Network (CAN) serial communication physical layer in accordance with the ISO 11898 Standard. The SN65HVD251 provides differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 megabits per second (Mbps).

Designed for operation in harsh environments, the device features cross-wire, over-voltage and loss of ground protection to ±36 V. Also featured are over-temperature protection as well as -7 V to 12 V common-mode range, and tolerance to transients of ±200 V. The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications.

Rs, pin 8, selects one of three different modes of operation: high-speed, slope control, or low-power mode. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch as fast as possible with no limitation on the rise and fall slope. The rise and fall slope can be adjusted by connecting a resistor to ground at pin 8; the slope is proportional to the pin's output current. Slope control with an external resistor value of 10 k Ω gives ~ 15 V/us slew rate; 100 k Ω gives ~ 2 V/us slew rate.

If a high logic level is applied to the Rs pin 8, the device enters a low-current standby mode where the driver is switched off and the receiver remains active. The local protocol controller returns the device to the normal mode when it transmits to the bus.

The SN65HVD251 may be used in CAN, DeviceNet[™] or SDS[™] applications with the Texas Instruments' TMS320F241 and TMS320F243 DSPs with CAN 2.0B controllers.



ORDERING INFORMATION

| PART NUMBER | PACKAGE | MARKED AS |
|--------------|--------------------------|-----------|
| SN65HVD251D | 8-pin SOIC (Tube) | VP251 |
| SN65HVD251DR | 8-pin SOIC (Tape & Reel) | VP251 |
| SN65HVD251P | 8-pin DIP | 65HVD251 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of Allen-Bradley. SDS is a trademark of Honeywell.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)(2)

| | | | SN65HVD251 |
|---|--------------------------|--------------------|---------------------------------|
| Supply voltage range, V _{CC} | | | -0.3 V to 7 V |
| Voltage range at any bus terminal (C | ANH or CANL) | | -36 V to 36 V |
| Transient voltage per ISO 7637, puls | e 1, 2, 3a, 3b | CANH, CANL | ±200 V |
| Input voltage range, V _I (D, Rs, or R) | | | -0.3 V to V _{CC} + 0.5 |
| Receiver output current, I _O | | | -10 mA to 10 mA |
| | Lluman Bady Madel (3) | CANH, CANL and GND | 14 kV |
| Electrostatic discharge | Human Body Model (3) | All pins | 6 kV |
| | Charged-Device Model (4) | All pins | 1 kV |
| Continuous total power dissipation | | | (see Dissipation Rating Table) |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- 3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

ABSOLUTE MAXIMUM POWER DISSIPATION RATINGS

| PACKAGE | CIRCUIT BOARD MODEL | T _A = 25°C POWER RATING | DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C | T _A = 85°C POWER RATING | T _A = 125°C POWER RATING |
|----------|------------------------|---------------------------------------|---|---------------------------------------|--|
| SOIC (D) | Low-K ⁽²⁾ | 576 mW | 4.8 mW/°C | 288 mW | 96 mW |
| SOIC (D) | High-K ⁽³⁾ | 924 mW | 7.7 mW/°C | 462 mW | 154 mW |
| DDID (D) | Low-K ⁽²⁾ | 888 mW | 7.4 mW/°C | 444 mW | 148 mW |
| PDIP (P) | High-K ⁽³⁾ | 1212 mW | 10.1 mW/°C | 606 mW | 202 mW |

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

- (2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

| | PARAMETER | TEST CONDITIONS | VALUE | | UNITS | |
|-----------------|---------------------------------------|---|---------|------|--------|--|
| | | | MIN TYP | MAX | | |
| 0 | | D | 78.7 | | °C/W | |
| Θ _{JB} | Junction-to-board thermal resistance | Р | 48.9 | | · C/VV | |
| | lunction to coop thermal registeres | D | 44.6 | | °C/M | |
| ΘJC | Junction-to-case thermal resistance | Р | 66.6 | | °C/W | |
| D | Davisa navar dissination | V_{CC} = 5 V, Tj = 27 °C, RL = 60 Ω , R _S at 0 V, Input to D a 500-kHz 50% duty cycle square wave | | 97.7 | mW | |
| P _D | Device power dissipation | V_{CC} = 5.5 V, Tj = 130°C, RL = 60 Ω , R _S at 0 V, Input to D a 500-kHz 50% duty cycle square wave | | 142 | mW | |
| T _{SD} | Thermal shutdown junction temperature | | 165 | | °C | |



RECOMMENDED OPERATING CONDITIONS

over recommended operating conditions (unless otherwise noted).

| PARAMETER | | MIN | NOM | MAX | UNIT |
|---|---|----------------------|-----|---------------------|------|
| Supply voltage, V _{CC} | | 4.5 | | 5.5 | V |
| Voltage at any bus terminal (separately or common | mode) V _I or V _{IC} | -7(1) | | 12 | V |
| High-level input voltage, V _{IH} | D input | 0.7 V _{CC} | | | V |
| Low-level input voltage, V _{IL} | D input | | | 0.3 V _{CC} | V |
| Differential input voltage, V _{ID} | | -6 | | 6 | V |
| Input voltage to Rs, V _{I(Rs)} | | 0 | | V _{CC} | V |
| Input voltage at Rs for standby, V _{I(Rs)} | | 0.75 V _{CC} | | V _{CC} | V |
| Rs wave-shaping resistance | | 0 | | 100 | kΩ |
| High level output ourrent I | Driver | -50 | | | A |
| High-level output current, I _{OH} | Receiver | -4 | | | mA |
| I am laval autout aumant I | Driver | | | 50 | A |
| -level output current, I _{OL} | Receiver | | | 4 | mA |
| Operating free-air temperature, T _A | | -40 | | 125 | °C |
| ut voltage to Rs, V _{I(Rs)} ut voltage at Rs for standby, V _{I(Rs)} wave-shaping resistance gh-level output current, I _{OH} w-level output current, I _{OL} | PDIP Package | | | 145 | °C |
| Junction temperature, 1 _j | SOIC Package | | | 145 | C |

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAMET | ER | TEST CONDITIONS | MIN | TYP ⁽ | MAX | UNIT |
|---------------------|------------------------------|--------------------|---|------|------------------|------|------|
| ., | Bus output voltage | CANH | Figure 1 & Figure 2, | 2.75 | 3.5 | 4.5 | |
| $V_{O(D)}$ | (Dominant) | CANL | D at 0 V Rs at 0 V | 0.5 | | 2 | V |
| V | Bus output voltage | CANH | Figure 1.8 Figure 2. Det 0.7\/. Be et 0.\/ | 2 | 2.5 | 3 | V |
| $V_{O(R)}$ | (Recessive) | CANL | Figure 1 & Figure 2 , D at 0.7V _{CC} , Rs at 0 V | 2 | 2.5 | 3 | |
| $V_{OD(D)}$ | Differential output voltage | (Dominant) | Figure 1, D at 0 V, Rs at 0 V | 1.5 | 2 | 3 | V |
| V _{OD(D)} | Differential output voltage | (Dominant) | Figure 2 & Figure 3, D at 0 V, Rs at 0 V | 1.2 | 2 | 3.1 | V |
| V _{OD(R)} | Differential output voltage | (Recessive) | Figure 1 & Figure 2 , D at 0.7 V _{CC} | -120 | | 12 | mV |
| V _{OD(R)} | Differential output voltage | (Recessive) | D at 0.7 V _{CC} , no load | -0.5 | | 0.05 | V |
| V _{OC(pp)} | Peak-to-peak common-m | ode output voltage | Figure 9, Rs at 0 V | | 600 | | mV |
| I _{IH} | High-level input current, D |) Input | D at 0.7 V _{CC} | -40 | | 0 | μA |
| I _{IL} | Low-level input current, D | Input | D at 0.3 V _{CC} | -60 | | 0 | μΑ |
| I _{IL} | | | Figure 11, V _{CANH} at -7 V, CANL Open | -200 | | | |
| | Short-circuit steady-state | output ourront | Figure 11, V _{CANH} at 12 V, CANL Open | | | 2.5 | mA |
| I _{OS(SS)} | Short-circuit steady-state | output current | Figure 11, V _{CANL} at -7 V, CANH Open | -2 | | | IIIA |
| | | | Figure 11, V _{CANL} at 12 V, CANH Open | | | 200 | |
| Co | Output capacitance | | See receiver input capacitance | | | | |
| l _{OZ} | High-impedance output co | urrent | See receiver input current | | | | |
| I _{IRs(s)} | Rs input current for stand | by | Rs at 0.75 V _{CC} | -10 | | | μΑ |
| I _{IRs(f)} | Rs input current for full sp | eed operation | Rs at 0 V | -550 | | 0 | μA |
| | Standby | | Rs at V _{CC} , D at V _{CC} | | | 275 | μΑ |
| I _{CC} | Supply current | Dominant | D at 0 V, 60Ω load, Rs at 0 V | | | 65 | A |
| | Recessive | | D at V _{CC} , no load, Rs at 0 V | | | 14 | mA |

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.



DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|---|--|-----|------|------|------|
| | | Figure 4, Rs at 0 V | | 40 | 70 | |
| t _{pLH} | Propagation delay time, low-to-high-level output | Figure 4, Rs with 10 $k\Omega$ to ground | | 90 | 125 | |
| | | Figure 4, Rs with 100 $k\Omega$ to ground | | 500 | 800 | |
| | | Figure 4, Rs at 0 V | | 85 | 125 | |
| t _{pHL} | Propagation delay time, high-to-low-level output | Figure 4, Rs with 10 $k\Omega$ to ground | | 200 | 260 | |
| | | Figure 4, Rs with 100 k Ω to ground | | 1150 | 1450 | |
| | | Figure 4, Rs at 0 V | | 45 | 85 | |
| t _{sk(p)} | Pulse skew (t _{pHL} - t _{pLH}) | Figure 4, Rs with 10 $k\Omega$ to ground | | 110 | 180 | ns |
| | | Figure 4, Rs with 100 k Ω to ground | | 650 | 900 | |
| t _r | Differential output signal rise time | Figure 4 Pa et 0.V | 35 | | 100 | |
| t _f | Differential output signal fall time | Figure 4, Rs at 0 V | 35 | | 100 | |
| t _r | Differential output signal rise time | Figure 4 De with 40 kg to ground | 100 | | 250 | |
| t _f | Differential output signal fall time | Figure 4, Rs with 10 k Ω to ground | 100 | | 250 | |
| t _r | Differential output signal rise time | Figure 4. Do with 400 kO to ground | 600 | | 1550 | |
| t _f | Differential output signal fall time | Figure 4, Rs with 100 kΩ to ground | 600 | | 1550 | |
| t _{en} | Enable time from standby to dominant | Figure 8 | | | 0.5 | μs |

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAME | TER | TEST CONDITION | ONS | MIN | TYP | MAX | UNIT |
|------------------|---|-----------|---|--------------------------|------------|-----|------------|------|
| V_{IT+} | Positive-going input threshold v | roltage | | | | 750 | 900 | |
| V _{IT-} | Negative-going input threshold | voltage | Rs at 0 V, (See Table 1) | | 500 | 650 | | mV |
| V_{hys} | Hysteresis voltage (V _{IT+} - V _{IT-}) | | | | | 100 | | |
| V _{OH} | High-level output voltage | | Figure 6, I _O = -4mA | | 0.8 Vcc | | | V |
| V _{OL} | Low-level output voltage | | Figure 6, I _O = 4mA | | | | 0.2 Vcc | V |
| | | | CANH or CANL at 12 V | | | | 600 | |
| | I _I Bus input current | | CANH or CANL at 12 V, V _{CC} at 0 V | Other bus pin at 0 V, | | | 715 | |
| I _I | | | CANH or CANL at -7 V | Rs at 0 V, D at 0.7 | -460 | | | μA |
| | | | CANH or CANL at -7 V, V _{CC} at 0 V | V _{CC} | -340 | | | |
| C _I | Input capacitance, (CANH or C | ANL) | Pin-to-ground, $V_I = 0.4 \text{ si}$ 0.5 V, D at 0.7 V _{CC} | n (4E6πt) + | | 20 | | pF |
| C _{ID} | Differential input capacitance | | Pin-to-pin, $V_I = 0.4 \sin (4 \text{ V}, \text{ D at } 0.7 \text{ V}_{CC}$ | E6πt) + 0.5 | | 10 | | pF |
| R_{ID} | Differential input resistance | | D at 0.7 V _{CC} , Rs at 0 V | | 40 | | 100 | kΩ |
| R _{IN} | Input resistance, (CANH or CAI | NL) | D at 0.7 V _{CC} , Rs at 0 V | | 20 | | 50 | kΩ |
| | | Standby | Rs at V _{CC} , D at V _{CC} | | | | 275 | μA |
| I_{CC} | Supply current | Dominant | D at 0 V, 60Ω Load, Rs a | t 0 V | | | 65 | mA |
| | | Recessive | D at V _{CC} , No Load, Rs at | 0 V | | | 14 | IIIA |



RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|---|----------------------------------|-----|-----|-----|------|
| t _{pLH} | Propagation delay time, low-to-high-level output | | | 35 | 50 | |
| t _{pHL} | Propagation delay time, high-to-low-level output | | | 35 | 50 | |
| t _{sk(p)} | Pulse skew (t _{pHL} - t _{pLH}) | Figure 6 | | | 20 | no |
| t _r | Output signal rise time | | | 2 | 4 | ns |
| t _f | Output signal fall time | | | 2 | 4 | |
| t _{p(sb)} | Propagation delay time in standby | Figure 12, Rs at V _{CC} | | | 500 | |

VREF-PIN CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
|----|--------------------------|---------------------------------|----------------------|----------------------|------|
| V | Deference cutout veltage | -5 μA < I _O < 5 μA | 0.45 V _{CC} | 0.55 V _{CC} | V |
| VO | Reference output voltage | -50 μA < I _O < 50 μA | 0.4 V _{CC} | 0.6 V _{CC} | V |

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|--|--|-----|------|------|------|
| | | Figure 10, Rs at 0 V | | 60 | 100 | |
| t _{loop1} | output, recessive to dominant | Figure 10, Rs with 10 kΩ to ground | | 100 | 150 | ns |
| | | Figure 10, Rs with 100 kΩ to ground | | 440 | 800 | |
| | | Figure 10, Rs at 0 V | | 115 | 150 | |
| t _{loop2} | Total loop delay, driver input to receiver output, dominant to recessive | Figure 10, Rs with 10 k Ω to ground | | 235 | 290 | ns |
| | output, dominant to recessive | Figure 10, Rs with 100 kΩ to ground | | 1070 | 1450 | |
| t _{loop2} | Total loop delay, driver input to receiver output, dominant to recessive | Figure 10, Rs at 0 V, V _{CC} from 4.5 V to 5.1 V, | | 105 | 145 | ns |

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 2. Bus Logic State Voltage Definitions




Figure 3. Driver V_{OD}




Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions




PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_i \leq$ 6ns, t_i
- B. C₁ includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms



A. This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 7. Test Circuit, Transient Over-Voltage Test

Table 1. Receiver Characteristics Over Common Mode Voltage

| INF | TUT | MEASURED | OUT | ГРИТ |
|-------------------|-------------------|-----------------|-----|-----------------|
| V _{CANH} | V _{CANL} | V _{ID} | | R |
| 12 V | 11.1 V | 900 mV | L | |
| -6.1 V | -7 V | 900 mV | L | 1 |
| -1 V | -7 V | 6 V | L | V _{OL} |
| 12 V | 6 V | 6 V | L | |
| -6.5 V | -7 V | 500 mV | Н | |
| 12 V | 11.5 V | 500 mV | Н | |
| -7 V | -1 V | 6 V | Н | V _{OH} |
| 6 V | 12 V | 6 V | Н | 1 |
| open | open | X | Н | |







Figure 8. t_{en} Test Circuit and Voltage Waveforms



A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_{\rm f} \leq$ 6ns, $t_{\rm f$

Figure 9. Peak-to-Peak Common Mode Output Voltage






Figure 10. t_{LOOP} Test Circuit and Voltage Waveforms





Figure 11. Driver Short-Circuit Test





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_l \leq$ 6ns, $Z_Q = 50\Omega$.
- B. CL includes instrumentation and fixture capacitance within ±20%.

Figure 12. Receiver Propagation Delay in Standby Test Circuit and Waveform

DEVICE INFORMATION 5 V R2±1% R1±1% **CANH** R V_{ID} CANL Vac R1±1% V_{I} R2±1% V_{ID} R1 R2 500 mV 50 Ω $\mathbf{450}\;\Omega$ 900 mV **50** Ω **227** Ω

A. All input pulses are supplied by a generator having the following characteristics: f < 1.5 MHz, $T_A = 25$ °C, $V_{CC} = 5.0$ V.

Figure 13. Common-Mode Input Voltage Rejection Test



DEVICE INFORMATION (continued) FUNCTION TABLES

Table 2. DRIVER

| INPUTS | Voltage et D. V | OU' | BUS STATE | | |
|--------|---|------|-----------|-----------|--|
| D | Voltage at R _s , V _{Rs} | CANH | CANL | BUS STATE | |
| L | V _{Rs} < 1.2 V | Н | L | Dominant | |
| Н | V _{Rs} < 1.2 V | Z | Z | Recessive | |
| Open | X | Z | Z | Recessive | |
| Х | V _{Rs} > 0.75 V _{CC} | Z | Z | Recessive | |

Table 3. RECEIVER

| DIFFERENTIAL INPUTS [V _{ID} = V(CANH) - V(CANL)] | OUTPUT R ⁽¹⁾ |
|---|-------------------------|
| V _{ID} ≥ 0.9 V | L |
| 0.5V < V _{ID} < 0.9 V | ? |
| V _{ID} ≤ 0.5 V | Н |
| Open | Н |

⁽¹⁾ H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance






Figure 14. Equivalent Input and Output Schematic Diagrams



TYPICAL CHARACTERISTICS




Figure 15.




Figure 16.




Figure 17.

DRIVER LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 18.

DRIVER HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE VCC = 5 V, TA = 25°C, RS = 0 V,




Figure 19.

DOMINANT DIFFERENTIAL OUTPUT VOLTAGE VS FREE-AIR TEMPERATURE




Figure 20.

DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE




Figure 21.

DIFFERENTIAL OUTPUT FALL TIME VS SLOPE RESISTANCE (Rs)




Figure 22.

INPUT RESISTANCE MATCHING vs FREE-AIR TEMPERATURE




Figure 23.



APPLICATION INFORMATION

The basics of bus arbitration require that the receiver at the sending node designate the first bit as dominant or recessive after the initial wave of the first bit of a message travels to the most remote node on a network and back again. Typically, this *sample* is made at 75% of the bit width, and within this limitation, the maximum allowable signal distortion in a CAN network is determined by network electrical parameters.

Factors to be considered in network design include the 5 ns/m propagation delay of typical twisted-pair bus cable; signal amplitude loss due to the loss mechanisms of the cable; and the number, length, and spacing of drop-lines (stubs) on a network. Under strict analysis, variations among the different oscillators in a system must also be accounted for with adjustments in signaling rate and stub & bus length. Table 4 lists the maximum signaling rates achieved with the SN65HVD251 in high-speed mode with several bus lengths of category-5, shielded twisted-pair (CAT 5 STP) cable.

Table 4. Maximum Signaling Rates for Various Cable Lengths

| BUS LENGTH (m) | SIGNALING RATE (kbps) |
|----------------|-----------------------|
| 30 | 1000 |
| 100 | 500 |
| 250 | 250 |
| 500 | 125 |
| 1000 | 62.5 |

The ISO 11898 standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes on a bus. (Note: Non-standard application may come with a trade-off in signaling rate.) A bus with a large number of nodes requires a transceiver with high input impedance such as the HVD251.

The Standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Zo). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines connect nodes to the bus and should be kept as short as possible to minimize signal reflections.

Connectors, while not specified by the ISO 11898 standard, should have as little effect as possible on standard operating parameters such as capacitive loading. Although unshielded cable is used in many applications, data transmission circuits employing CAN transceivers are usually used in applications requiring a rugged interconnection with a wide common-mode voltage range. Therefore, shielded cable is recommended in these electronically harsh environments, and when coupled with the –2-V to 7-V common-mode range of tolerable ground noise specified in the standard, helps to ensure data integrity. The HVD251 extends data integrity beyond that of the standard with an extended –7-V to 12-V range of common-mode operation.




Figure 24. Typical CAN Differential Signal Eye-Pattern



An eye pattern is a useful tool for measuring overall signal quality. As displayed in Figure 24, the differential signal changes logic states in two places on the display, producing an *eye*. Instead of viewing only one logic crossing on the scope, an entire *bit* of data is brought into view. The resulting eye pattern includes all effects of systemic and random distortion, and displays the time during which a signal may be considered valid.

The height of the eye above or below the receiver threshold voltage level at the sampling point is the noise margin of the system. Jitter is typically measured at the differential voltage zero-crossing during the logic state transition of a signal. Note that jitter present at the receiver threshold voltage level is considered by some to be a more effective representation of the jitter at the input of a receiver.

As the sum of skew and noise increases, the eye closes and data is corrupted. Closing the width decreases the time available for accurate sampling, and lowering the height enters the 900 mV or 500 mV threshold of a receiver.

Different sources induce noise onto a signal. The more obvious noise sources are the components of a transmission circuit themselves; the signal transmitter, traces & cables, connectors, and the receiver. Beyond that, there is a termination dependency, cross-talk from clock traces and other proximity effects, VCC & ground bounce, and electromagnetic interference from near-by electrical equipment.

The balanced receiver inputs of the HVD251 mitigate most sources of signal corruption, and when used with a quality shielded twisted-pair cable, help ensure data integrity.

Typical Application




Figure 25. Typical HVD251 Application





.com 3-Sep-2007

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| SN65HVD251D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65HVD251DG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65HVD251DR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65HVD251DRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN65HVD251P | ACTIVE | PDIP | Р | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN65HVD251PE4 | ACTIVE | PDIP | Р | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





| Α | 0 | Dimension designed to accommodate the component width |
|----|---|---|
| В | 0 | Dimension designed to accommodate the component length |
| | | Dimension designed to accommodate the component thickness |
| ٧ | ٧ | Overall width of the carrier tape |
| ГР | 1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|---|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN65HVD251DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |





*All dimensions are nominal

| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| I | SN65HVD251DR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated