

SN65LVCP22 SLLS553B-NOVEMBER 2002-REVISED JUNE 2003

# 2x2 LVDS CROSSPOINT SWITCH

## **FEATURES**

- High Speed (>1000 Mbps) Upgrade for DS90CP22 2x2 LVDS Crosspoint Switch
- LVPECL Crosspoint Switch Available in SN65LVCP23
- Low-Jitter Fully Differential Data Path
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = 2<sup>23</sup>–1 Pattern
- Less Than 200 mW (Typ), 300 mW (Max) Total Power Dissipation
- Output (Channel-to-Channel) Skew Is 10 ps (Typ), 50 ps (Max)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.65 ns (Typ)
- 16 Lead SOIC and TSSOP Packages
- Inter-Operates With TIA/EIA-644-A LVDS
   Standard
- Operating Temperature: –40°C to 85°C

## **APPLICATIONS**


- Base Stations
- Add/Drop Muxes
- Protection Switching for Serial Backplanes
- Network Switches/Routers
- Optical Networking Line Cards/Switches
- Clock Distribution

## DESCRIPTION

The SN65LVCP22 is a 2×2 crosspoint switch providing greater than 1000 Mbps operation for each path. The dual channels incorporate wide common-mode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVDS drivers to provide low-power, low-EMI, high-speed operation. The SN65LVCP22 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2×2 switching, and LVPECL/CML to LVDS level switching, translation on each channel. The flexible operation of the SN65LVCP22 provides a single device to support the redundant serial bus transmission needs (working and protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data commu- nications systems. TI offers additional gigibit repeater/ translator and crosspoint products in the SN65LVDS100 and SN65LVDS122.

The SN65LVCP22 uses a fully differential data path to ensure low-noise generation, fast switching times, low pulse width distortion, and low jitter. Output channel-to- channel skew is less than 10 ps (typ) and 50 ps (max) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available to allow easy upgrade for existing solutions, and board area savings where space is critical.

#### OUTPUTS OPERATING SIMULTANEOUSLY





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### SN65LVCP22 SLLS553B-NOVEMBER 2002-REVISED JUNE 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

PACKAGE DESIGNATOR	PART NUMBER <sup>(1)</sup>	SYMBOLIZATION		
SOIC	SN65LVCP22D	LVCP22		
TSSOP	SN65LVCP22PW	LVCP22		

(1) Add the suffix R for taped and reeled carrier

## PACKAGE DISSIPATION RATINGS

PACKAGE	PACKAGE CIRCUIT BOARD MODEL		DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
SOIC (D)	High-K <sup>(2)</sup>	1361 mW	13.9 mW/°C	544 mW
TSSOP (PW)	High-K <sup>(2)</sup>	1074 mW	10.7 mW/°C	430 mW

This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. In accordance with the High-K thermal metric definitions of EIA/JESD51-7. (1)

(2)


## THERMAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS	VALUE	UNITS
$\theta_{JB}$	Junction-to-board thermal resistance	D		11.2	°C/W
	Sunction-to-board thermal resistance	PW		18.4	C/W
0	Junction-to-case thermal resistance	D		23.7	°C/W
$\theta_{\text{JC}}$		PW		16.0	C/W
Р	Device newer dissinction	Typical	$V_{CC}$ = 3.3 V, $T_A$ = 25°C, 1 Gbps	198	
PD	Device power dissipation	Maximum	$V_{CC}$ = 3.6 V, $T_A$ = 85°C, 1 Gbps	313	mW


#### **FUNCTION TABLE**

SEL0	SEL1	OUT0	OUT1	FUNCTION
0	0	IN0	IN0	1:2 Splitter
0	1	IN0	IN1	Repeater
1	0	IN1	IN0	Switch
1	1	IN1	IN1	1:2 Splitter

#### FUNCTIONAL BLOCK DIAGRAM



#### EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		UNITS			
Supply voltage <sup>(2)</sup> range, V	–0.5 V to 4 V				
CMOS/TTL input voltage	(ENO, EN1, SEL0, SEL1)		–0.5 V to 4 V		
LVDS receiver input volta	ge (IN+, IN–)		–0.7 V to 4.3 V		
LVDS driver output voltage	je (OUT+, OUT–)		–0.5 V to 4 V		
LVDS output short circuit	LVDS output short circuit current				
Storage temperature rang	je		–65°C to 125°C		
Lead temperature 1,6 mm	n (1/16 inch) from case for 10	seconds	235°C		
Continuous power dissipa	ation		See Dissipation Rating Table		
Electrostatic discharge	Human body model <sup>(3)</sup>	All pins	±5 kV		
	Charged-device mode <sup>(4)</sup>	All pins	±500 V		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

#### **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
Receiver input voltage	0		4	V
Junction temperature			125	°C
Operating free-air temperature, $T_A^{(1)}$	-40		85	°C
Magnitude of differential input voltage  V <sub>ID</sub>	0.1		3	V

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

## INPUT ELECTRICAL CHARACTERISTICS

over recommended operatingconditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
CMOS/T	TL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL1)					
VIH	High-level input voltage		2		V <sub>CC</sub>	V
VIL	Low-level input voltage		GND		0.8	V
I <sub>IH</sub>	High-level input current	$V_{IN} = 3.6 \text{ V or } 2.0 \text{ V}, \text{ V}_{CC} = 3.6 \text{ V}$		±3	±20	μA
I <sub>IL</sub>	Low-level input current	$V_{IN} = 0.0 \text{ V or } 0.8 \text{ V}, V_{CC} = 3.6 \text{ V}$		±1	±10	μA
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18 mA		-0.8	-1.5	V
LVDS O	UTPUT SPECIFICATIONS (OUT0, OUT1)					
		$R_L = 75 \Omega$ , See Figure 2	270	365	475	
V <sub>OD</sub>	Differential output voltage	$R_{L}$ = 75 $\Omega,V_{CC}$ = 3.3 V, $T_{A}$ = 25°C, See Figure 2	285	365	440	mV
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	V <sub>ID</sub> = ±100 mV, See Figure 2	-25		25	mV
V <sub>OS</sub>	Steady-state offset voltage	See Figure 3	1	1.2	1.45	V
$\Delta V_{OS}$	Change in steady-state offset voltage between logic states	See Figure 3	-25		25	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 3		50	150	mV
I <sub>OZ</sub>	High-impedance output current	$V_{OUT} = GND \text{ or } V_{CC}$			±10	μA
I <sub>OFF</sub>	Power-off leakage current	V <sub>CC</sub> = 0 V, 1.5 V; V <sub>OUT</sub> = 3.6 V or GND			±10	μA
I <sub>OS</sub>	Output short-circuit current	$V_{OUT+}$ or $V_{OUT-} = 0 V$			-24	mA
I <sub>OSB</sub>	Both outputs short-circuit current	$V_{OUT+}$ and $V_{OUT-} = 0 V$	-12		12	mA
Co	Differential output capacitance	V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5 V		3		pF
LVDS RE	ECEIVER DC SPECIFICATIONS (IN0, IN1)					
V <sub>TH</sub>	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV
V <sub>TL</sub>	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mV
V <sub>ID(HYS)</sub>	Differential input voltage hysteresis			25		mV
V <sub>CMR</sub>	Common-mode voltage range	$V_{ID}$ = 100 mV, $V_{CC}$ = 3.0 V to 3.6 V	0.05		3.95	V
	lanut ourrent	$V_{IN} = 4 \text{ V}, V_{CC} = 3.6 \text{ V or } 0.0$		±1	±10	
I <sub>IN</sub>	Input current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 3.6V or 0.0		±1	±10	μA
C <sub>IN</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V		3		pF
SUPPLY	CURRENT	·	·			
I <sub>CCD</sub>	Total supply current	$R_L$ = 75 Ω, $C_L$ = 5 pF, 500 MHz (1000 Mbps), EN0=EN1=High		60	87	mA
I <sub>CCZ</sub>	3-state supply current	EN0 = EN1 = Low		25	35	mA

(1) All typical values are at  $25^{\circ}C$  and with a 3.3-V supply.

#### SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	parameter	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SET</sub>	Input to SEL setup time	See Figure 6	1	0.5		ns
t <sub>HOLD</sub>	Input to SEL hold time	See Figure 6	1.1	0.5		ns
t <sub>SWITCH</sub>	SEL to switched output	See Figure 6		1.7	2.5	ns
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance	See Figure 5		2	4	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance	See Figure 5		2	4	ns
t <sub>PZH</sub>	Enable time, high-impedance -to-high-level output	See Figure 5		2	4	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output	See Figure 5		2	4	ns
t <sub>LHT</sub>	Differential output signal rise time (20%-80%) <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 4	150	280	450	ps
t <sub>HLT</sub>	Differential output signal fall time (20%-80%) <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 4	150	280	450	ps
	Added peak to peak jitter	$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V, 500 MHz, C <sub>L</sub> = 5 pF		20	40	ps
t <sub>JIT</sub>	Added peak-to-peak jitter	$V_{ID}$ = 200 mV, PRBS = 2 <sup>23</sup> -1 data pattern, V <sub>CM</sub> = 1.2 V at 1000 Mbps, C <sub>L</sub> = 5 pF		50	105	ps
t <sub>Jrms</sub>	Added random jitter (rms)	$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V at 500 MHz, C <sub>L</sub> = 5 pF		1.1	1.8	ps <sub>RMS</sub>
t <sub>PLHD</sub>	Propagation delay time, low-to-high-level output <sup>(1)</sup>		400	650	1000	ps
t <sub>PHLD</sub>	Propagation delay time, high-to-low-level output <sup>(1)</sup>		400	650	1000	ps
t <sub>skew</sub>	Pulse skew ( t <sub>PLHD</sub> - t <sub>PHLD</sub>  ) <sup>(2)</sup>	C <sub>L</sub> = 5 pF, See Figure 4		20	100	ps
t <sub>CCS</sub>	Output channel-to-channel skew, splitter mode	C <sub>L</sub> = 5 pF, See Figure 4		10	50	ps
f <sub>MAX</sub>	Maximum operating frequency <sup>(3)</sup>		1			GHz

(1)

Input:  $V_{IC} = 1.2 \text{ V}$ ,  $V_{ID} = 200 \text{ mV}$ , 50% duty cycle, 1 MHz,  $t_r/t_f = 500 \text{ ps}$  $t_{skew}$  is the magnitude of the time difference between the  $t_{PLHD}$  and  $t_{PHLD}$  of any output of a single device. Signal generator conditions: 50% duty cycle,  $t_r$  or  $t_f \le 100 \text{ ps}$  (10% to 90%), transmitter output criteria: duty cycle = 45% to 55%  $V_{OD} \ge 100 \text{ ps}$ (2) (3) 300 mV.

#### **PIN ASSIGNMENTS**

D or PW PACKAGE (TOP VIEW)

10	16	EN0
2	15	EN1
3	14	
4	13	
5	12	🗔 GND
6	11	
7	10	
8	9	
	2 3 4 5 6 7	2 15 3 14 4 13 5 12 6 11 7 10

NC - No internal connection

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Differential Output Voltage (V<sub>OD</sub>) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns;  $R_L = 100 \Omega$ ;  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.; the measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

#### PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le .25$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Timing Test Circuit and Waveforms



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.







	0			
APPLIED \	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT <sup>(1)</sup>
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	–100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	–1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	-1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V 1.0 V		-1000 mV	0.5 V	L

#### Table 1. Receiver Input Voltage Threshold Test

(1) H = high level, L = low level









## Figure 6. Input to Select for Both Rising and Falling Edge Setup and Hold Times



#### **TYPICAL CHARACTERISTICS**




#### **TYPICAL CHARACTERISTICS (continued)**




#### **APPLICATION INFORMATION**


#### **TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)**





















#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVCP22D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVCP22PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*A	I dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN65LVCP22DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN65LVCP22PWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP22DR	SOIC	D	16	2500	346.0	346.0	33.0
SN65LVCP22PWR	TSSOP	PW	16	2000	346.0	346.0	29.0

## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated