

FEATURES			ACKAGE
21:3 Data Channel Comp 196 Mbytes/s Throughput	•		v VIEW)
 Suited for SVGA, XGA, or Transmission From Contr With Very Low EMI 21 Data Channels Plus CI TTL Inputs and 3 Data Ch 	roller to Display lock In Low-Voltage	D4 [] 1 V _{CC} [] 2 D5 [] 3 D6 [] 4 GND [] 5	48] D3 47] D2 46] GND 45] D1 44] D0
Out Low-Voltage Differen Outputs		D7 [6 D8 [7	43 NC 42 LVDSGND
• Operates From a Single 3 89 mW (Typ)	3.3-V Supply and	V _{CC} [8 D9 [9 D10 [10	41] Y0M 40] Y0P 39] Y1M
Packaged in Thin Shrink Package (TSSOP) With 20		GND [11 D11 [12	38 Y1P 37 LVDSV _{CC}
Consumes Less Than 0.5 Disabled		D12 [13 NC [14	36 UVDSGND 35 Y2M
Wide Phase-Lock Input F 31 MHz to 75 MHz		D13 [15 D14 [16	34] Y2P 33] CLKOUTM
No External ComponentsOutputs Meet or Exceed to	the Requirements of	GND [17 D15 [18	32 CLKOUTP 31 LVDSGND
ANSI EIA/TIA-644 Standar SSC Tracking Capability at 50 kHz Modulation From	of 3% Center Spread	D16 [19 D17 [20 V _{CC} [21	30] PLLGND 29] PLLV _{CC} 28] PLLGND
 at 50-kHz Modulation Free Improved Replacement for NSC DS90CF363A 3-V De 	or SN75LVDS84 and	D18 [22 D19 [23	27 <u>SHTDN</u> 26 CLKIN
• Qualified for Automotive	Applications	GND [24	25] D20

NC - Not Connected

DESCRIPTION/ORDERING INFORMATION

The SN65LVDS84AQ FlatLink[™] transmitter contains three 7-bit parallel-load serial-out shift registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.

When transmitting, data bits D0-D20 are each loaded into registers of the SN65LVDS84AQ upon the falling edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS84AQ requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low level.

The SN65LVDS84AQ is characterized for operation over the full automotive temperature range of -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.

SN65LVDS84AQ-Q1 FlatLink™ TRANSMITTER


SLLS766-AUGUST 2006



ORDERING INFORMATION


T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	TSSOP – DGG	Reel of 2000	SN65LVDS84ADGGRQ1	65LVDS84AQ	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



FUNCTIONAL BLOCK DIAGRAM

SCHEMATICS OF INPUT AND OUTPUT



Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage range			-0.5	4	V
V _O V _I	Input and output voltage range (all terminals)				V _{CC} + 0.5	V
	Continuous total power dissipation				ssipation Ra	ting Table
TJ	Operating virtual junction temperature range			-40	150	°C
		Machine model			200	V
ESD	Electrostatic discharge rating	Human-body model			6000	V
		Charged-device model			1500	V
T _{stg}	g Storage temperature range				150	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s				260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

Dissipation Rating Table

PACKAGE	$T_A \le 25^{\circ}C$	DERATING FACTOR ⁽¹⁾	T _A = 70°C	T _A = 125°C
	POWER RATING	ABOVE $T_A = 25^{\circ}C$	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

SN65LVDS84AQ-Q1 FlatLink™ TRANSMITTER

SLLS766-AUGUST 2006

Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ZL	Differential load impedance	90		132	Ω
T _A	Operating free-air temperature	-40		125	°C

Timing Requirements

		MIN	NOM	MAX	UNIT
t _c	Input clock period	13.3	t _c	32.4	ns
tw	Pulse duration, high-level input clock	0.4 t _c		0.6 t _c	ns
t _t	Transition time, input signal			5	ns
t _{su}	Setup time, data, D0–D20 valid before CLKIN \downarrow (see Figure 2)	3			ns
t _h	Hold time, data, D0–D20 valid after CLKIN \downarrow (see Figure 2)	1.5			ns

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT}	Input threshold voltage				1.4		V
V _{OD}	Differential steady-state output voltage magnitude	$R_L = 100 \Omega$, See Figure 3	3	247		454	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states					50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	$R_L = 100 \Omega$, See Figure 3	3	1.125		1.375	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage				80	150	mV
I _{IH}	High-level input current	$V_{IH} = V_{CC}$				25	μA
IIL	Low-level input current	$V_{IL} = 0$			±10	μA	
	Chart size it substant summat	$V_{O(Yn)} = 0$		-6	±24	mA	
I _{OS}	Short-circuit output current	$V_{OD} = 0$		-6	±12	mA	
I _{OZ}	High-impedance output current	$V_{O} = 0$ to V_{CC}				±10	μA
		Disabled, All inputs at GN	ND		15	170	μA
		Enabled,	f = 65 MHz		27	35	
I _{CC(AVG)}	Quiescent supply current (average)	$R_L = 100 \Omega$ (4 places), Gray-scale pattern (see Figure 4)	f = 75 MHz		30	38	
		Enabled,	f = 65 MHz		28	36	mA
		$R_L = 100 \Omega$ (4 places), Worst-case pattern (see Figure 5)	f = 75 MHz		31	39	
Cl	Input capacitance				2		pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾ MAX	UNIT
t _{d0}	Delay time, CLKOUT↑ to serial bit position 0		-0.2	0.2	
t _{d1}	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C}^{} - 0.2$	$\frac{1}{7}t_{C} + 0.2$	
t _{d2}	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{c} - 0.2$	$\frac{2}{7}t_{C} + 0.2$	
t _{d3}	Delay time, CLKOUT↑ to serial bit position 3	$t_c = 15.38$ ns (±0.2%), Input clock jitter < 50 ps ⁽²⁾ , See Figure 6	$\frac{3}{7}t_{C} - 0.2$	$\frac{3}{7}t_{C} + 0.2$	ns
t _{d4}	Delay time, CLKOUT↑ to serial bit position 4		$\frac{4}{7}t_{C} - 0.2$	$\frac{4}{7}t_{C} + 0.2$	
t _{d5}	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C}^{} - 0.2$	$\frac{5}{7}t_{C} + 0.2$	
t _{d6}	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}^{} - 0.2$	$\frac{6}{7}t_{C} + 0.2$	
t _{sk(o)}	Output skew, $t_n - \frac{n}{7}t_c$		-0.2	0.2	ns
	Delay time, CLKIN↓ to	t_{c} = 15.38 ns (±0.2%), Input clock jitter < 50 ps^{(2)}, See Figure 6		2.7	
t _{d7}	CLKOUT↑	$t_c=13.33$ ns ~ 32.25 ns (±0.2%), Input clock jitter < 50 ps^{(2)}, See Figure 6	1	4.5	ns
	Cycle time, output clock	t_{c} = 15.38 + 0.308 sin(2 π 500E3t) \pm 0.05 ns, See Figure 7		±62	20
$\Delta t_{c(0)}$	jitter ⁽³⁾	t_c = 15.38 + 0.308 sin(2 π 3E6t) ±0.05 ns, See Figure 7		±121	ps
t _w	Pulse duration, high-level output clock			$\frac{4}{7}$ tc	ns
t _t	Transition time, differential output voltage $(t_r \text{ or } t_f)$	See Figure 3		700 1500	ps
t _{en}	Enable time, SHTDN ↑ to phase lock (Yn valid)	See Figure 8		1	ms
t _{dis}	Disable time, <u>SHTDN</u> ↓ to off state (CLKOUT low)	See Figure 9		6.5	ns

All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 |Input clock jitter| is the magnitude of the change in the input clock period.
 Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.

SN65LVDS84AQ-Q1 FlatLink™ TRANSMITTER

SLLS766-AUGUST 2006








Figure 2. Setup and Hold Time Definition

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.
(a) SCHEMATIC



(b) WAVEFORMS

Figure 3. Test Load and Voltage Definitions for LVDS Outputs

PARAMETER MEASUREMENT INFORMATION (continued) ר ו ιг л г D0, 6, 12 _____ D1, 7, 13 _____ D2, 8, 14 _____ D3, 9, 15 D18, 19, 20 All others A. The 16-grayscale test-pattern test device power consumption for a typical display pattern. B. $V_{IH} = 2 V$ and $V_{IL} = 0.8 V$ Figure 4. 16-Grayscale Test-Pattern Waveforms t_c -CLKIN Even Dn Odd Dn

A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

B. $V_{IH} = 2 \text{ V} \text{ and } V_{IL} = 0.8 \text{ V}$

Figure 5. Worst-Case Test-Pattern Waveforms







Figure 7. Clock Jitter Test Setup

SLLS766-AUGUST 2006





APPLICATION INFORMATION

			Host	ļ	Cable	Flat P	Panel Display
Graphics C	Controller	1	SN75LVDS84A/	1			SN75LVDS86/86A
<u>12-BIT</u>	<u>18-BIT</u>		SN65LVDS84AQ	41		8	
RED0	RED0	44	D0 Y0M	41	\rightarrow	>•	АОМ
RED1	RED1	45	D1	1	1	Ę	
RED2	RED2	47	D2		1	00 Ω ≷	
RED3	RED3	48	D3 YOP	40		> 9	AOP
NA	RED4	1	D4	4			
NA	RED5		D5			10	
GREEN0	GREEN0	4	D6 Y1M	39		→ <u>10</u>	A1M
GREEN1	GREEN1	6	D7			Į	
GREEN2	GREEN2		D8		1	00 Ω ≥	
GREEN3	GREEN3	9	D9 Y1P	38	\rightarrow		A1P
NA	GREEN4	10	D10			, -	
NA	GREEN5	12	D11				
BLUE0	BLUE0	13	D12 Y2M	35	× ×	→ <u>14</u>	A2M
BLUE1	BLUE1	15	D13			Į	
BLUE2	BLUE2	16	D14		1	00 Ω ≥	
BLUE3	BLUE3	18	D15 Y2P	34		15	A2P
NA	BLUE4	19	D16			, -	
NA	BLUE5	20	D17				
H_SYNC	H_SYNC	22	D18 CLKOUTM	33		16	CLKINM
V_SYNC	V_SYNC	23	D19			Ţ	
ENABLE	ENABLE	25	D20	l i	1	0 0 Ω ≷	
CLOCK	CLOCK	26	CLKIN CLKOUTP	32		17	
		l	02.00011	J	í 1	•	

A. The five $100-\Omega$ terminating resistors are recommended to be 0603 types.


B. NA - not applicable, these unused inputs should be left open.

Figure 12. Color Host to LCD Panel Application

SN65LVDS84AQ-Q1 FlatLink[™] TRANSMITTER sLLS766-AUGUST 2006



APPLICATION INFORMATION (continued)



- A. The four $100-\Omega$ terminating resistors are recommended to be 0603 types.
- B. NA not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS84AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated