

FEATUR	ES
--------	----

	ATORES	П	GG PAC	KAGE
•	3:21 Data Channel Expansion at up to	b	(TOP V	
	178.5 Mbytes/s Throughput			_
•	Suited for SVGA, XGA, or SXGA Display Data	D17 [	4 1	48 VCC
	Transmission From Controller to Display	D18 [	1	47 🛛 D16
	With Very Low EMI	GND [	•	46 🛛 D15
•	Three Data Channels and Clock Low-Voltage	D19 [	1	45 D14
	Differential Channels In and 21 Data and	D20 [	1	44 🛛 GND
	Clock Low-Voltage TTL Channels Out	-	6	43 D13
•	Operates From a Single 3.3-V Supply	LVDSGND [	1	42 🛛 V <sub>CC</sub>
•	Tolerates 4-kV Human-Body Model (HBM)	A0M [	1	41 🛛 D12
•	ESD	A0P	1	40 D11
		A1M [	1	39 🛛 D10
•	Packaged in Thin Shrink Small-Outline		11	38 🛛 GND
	Package (TSSOP) With 20-Mil Terminal Pitch	LVDSV <sub>CC</sub> [	12	37 🛛 D9
•	Consumes Less Than 1 mW When Disabled	LVDSGND [	13	36 🛛 V <sub>CC</sub>
•	Wide Phase-Lock Input Frequency Range	A2M [	1	35 🛛 D8
	10 MHz to 68 MHz	A2P [	1	34 🛛 D7
•	No External Components Required for PLL	CLKINM [	1	33 🛛 D6
•	Inputs Meet or Exceed the Standard	CLKINP [	1	32 GND
	Requirements of ANSI EIA/TIA-644 Standard	LVDSGND [	1	31 D5
•	Improved Replacement for the SN75LVDS86	PLLGND [	19	30 🛛 D4
•	and NSC DS90C364	PLLV <sub>CC</sub> [	1	29 🛛 D3
		PLLGND [	-	28 V <sub>CC</sub>
•	Improved Jitter Tolerance	SHTDN [	1	27 D2
•	Qualified for Automotive Applications	CLKOUT [	23	26 🛛 D1
		D0 [	24	25 GND

NC - Not connected

## DESCRIPTION

The SN65LVDS86A FlatLink<sup>™</sup> receiver contains three serial-in 7-bit parallel-out shift registers and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. The SN65LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The SN65LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS86A is characterized for operation over the full automotive temperature range of -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.

# SN65LVDS86A-Q1 FlatLink™ RECEIVER


SLLS768-AUGUST 2006



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	TSSOP – DGG	Reel of 2000	SN65LVDS86ADGGRQ1	65LVDS86AQ	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



#### FUNCTIONAL BLOCK DIAGRAM







Figure 1. SN65LVDS86A Load and Shift Timing Sequences

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



# SN65LVDS86A-Q1 FlatLink™ RECEIVER

SLLS768-AUGUST 2006

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage range <sup>(2)</sup>			-0.5	4	V
	Voltage range at any terminal		-0.5	V <sub>CC</sub> + 0.5	V
	Electrostatic discharge <sup>(3)</sup>	All pins (Class 3A)		4	kV
		All pins (Class 2B)		200	V
	Continuous total power dissipation		See Dissipation Rating 1		
TJ	Operating virtual junction temperature range	e	-40	150	°C
T <sub>stg</sub> Storage temperature range			-65	150	°C
	Lead temperature 1,6 mm (1/16 in) from case	se for 10 s		260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals unless otherwise noted.

(3) This rating is measured using MIL-STD-883C Method, 3015.7.

## **Dissipation Rating Table**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup>	T <sub>A</sub> = 70°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

#### **Recommended Operating Conditions**

See Figure 2

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage (SHTDN)	2			V
VIL	Low-level input voltage (SHTDN)			0.8	V
$ V_{ID} $	Magnitude differential input voltage	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage	$\frac{ V_{ID} }{2}$	2.4	V <sub>ID</sub> 2	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

#### **Timing Requirements**

		MIN	NOM	MAX	UNIT
t <sub>c</sub> <sup>(1)</sup>	Cycle time, input clock	14.7	t <sub>c</sub>	32.4	ns

(1) Parameter t<sub>c</sub> is defined as the mean duration of a minimum of 32000 clock cycles.

## **Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going differential input threshold voltage					100	mV
V <sub>IT-</sub>	Negative-going differential input threshold voltage <sup>(2)</sup>			-100			mV
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}$		2.4			V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4 \text{ mA}$				0.4	V
		Disabled,	All inputs to GND			280	μΑ
	Quiescent current (average)	Enabled, AnM = 1.4 V,	AnP = 1 V, t <sub>c</sub> = 15.38 ns		33	40	
I <sub>CC</sub>		Enabled, Grayscale pattern (see Figure 3),	C <sub>L</sub> = 8 pF, t <sub>c</sub> = 15.38 ns		43		mA
		Enabled, Worst-case pattern (see Figure 4),	C <sub>L</sub> = 8 pF, t <sub>c</sub> = 15.38 ns		68		
I <sub>IH</sub>	High-level input current (SHTDN)	V <sub>IH</sub> = V <sub>CC</sub>				±20	μA
I <sub>IL</sub>	Low-level input current (SHTDN)	$V_{IL} = 0$				±25	μA
I <sub>I</sub>	Input current A inputs	$0 \le V_1 \le 2.4 V$				±20	μA
I <sub>OZ</sub>	High-impedance output current	$V_{O} = 0 \text{ or } V_{CC}$				±10	μA

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the (2) negative-going input voltage threshold only.

## **Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>su</sub>	Setup time, D0–D20 to CLKOUT $\downarrow$		5			ns
t <sub>h</sub>	Data hold time, CLKOUT $\downarrow$ to D0–D20	C <sub>L</sub> = 8 pF, See Figure 5	5			ns
t <sub>(RSKM)</sub>	Receiver input skew margin <sup>(2)</sup> (see Figure 7)	t <sub>c</sub> = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps, <sup>(3)</sup>	550	700		ps
t <sub>d</sub>	Delay time, CLKIN <sup>↑</sup> to CLKOUT $\downarrow$ (see Figure 7)	$V_{CC}$ = 3.3 V, t <sub>c</sub> = 15.38 ns (±0.2%), T <sub>A</sub> = 25°C	3	5	7	ns
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 7		1		ms
t <sub>dis</sub>	Disable time, SHTDN to off state	See Figure 8		400		ns
t <sub>t</sub>	Transition time, output (10% to 90% $t_r$ or $t_f$ ) (data only)	C <sub>L</sub> = 8 pF		3		ns
t <sub>t</sub>	Transition time, output (10% to 90% $t_r$ or $t_f$ ) (clock only)	C <sub>L</sub> = 8 pF		1.5		ns
t <sub>w</sub>	Pulse duration, output clock			0.50 t <sub>c</sub>		ns

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
The parameter t<sub>(RSKM)</sub> is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from t<sub>RSKM</sub> = tc/14 - 550 ps.

(3) Input clock jitter is the magnitude of the change in input clock period.

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions

CLKIN/CLKOUT	
D0, D6, D12	
D1, D7, D13	
D2, D8, D14	
D3, D9, D15	
D18, D19, D20	
ALL OTHERS	
A. The 16-gr	ayscale test-pattern test device power consumption for a typical display pattern.
	Figure 3. 16-Grayscale Test-Pattern Waveforms
	<b>∢</b> t <sub>c</sub> ►
CLKIN/CLKOUT	
Even Dn	
Odd Dn	
A. The worst	-case test pattern produces nearly the maximum switching frequency for all of the LVTTL outputs.

Figure 4. Worst-Case Test-Pattern Waveforms







Figure 5. Setup and Hold Time Waveforms



#### **PARAMETER MEASUREMENT INFORMATION (continued)**



A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is t<sub>(RSKM)</sub>.

Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions




Figure 8. Disable Time Waveforms



#### **TYPICAL CHARACTERISTICS**




Figure 9. RMS Grayscale  $I_{CC}$  vs Clock Frequency

10

## **APPLICATION INFORMATION**

Host	Cable	Flat F	anel Display		_		
			SN75LVDS86A	,		Graphics (	Controller
SN75LVDS84/5	i i		SN65LVDS86A			12-BIT	18-BIT
YOM 4	41	8	AOM	D0	24	RED0	RED0
				D1	26	RED1	RED1
	<b>100</b> Ω ≷			D2	27	RED2	RED2
YOP	40	9	A0P	D3	29	RED3	RED3
				D4	30 31	NA	RED4
	39	10		D5	33	NA	RED5
Y1M	→ → → +	10	A1M	D6	34	GREEN0	GREEN0
	1 $1$			D7	35	GREEN1	GREEN1
	$\begin{array}{ccc} & 100 \ \Omega \\ 38 \ 1 & 1 \end{array}$	11		D8	37	GREEN2	GREEN2
Y1P	°°≯≯_●	11	A1P	D9	39	GREEN3	GREEN3
				D10	40	NA	GREEN4
	35	14		D11	41	NA	GREEN5
Y2M	$ \qquad \qquad$		A2M	D12	43	BLUE0	BLUE0
	<b>100</b> Ω ≷			D13	45	BLUE1	BLUE1
	34 ( 1 1	15		D14	46	BLUE2	BLUE2
Y2P			A2P	D15	47	BLUE3	BLUE3
				D16 D17	1	NA NA	BLUE4 BLUE5
	33	16		D17	2	H SYNC	H_SYNC
CLKOUTM	৵৵৽		CLKINM	D10	4	V SYNC	V_SYNC
	<b>100</b> Ω ≷			D20	5	ENABLE	ENABLE
3	32 1 1	17			23	CLOCK	CLOCK
CLKOUTP				001		0LUUK	OLCON

A. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

#### Figure 10. 18-Bit Color Host to Flat Panel Display Application



#### Host Cable | Flat Panel Display Graphics Controller SN75LVDS86A/ SN75LVDS81/83 <u>12-BIT</u> <u>18-BIT</u> SN65LVDS86AQ 8 24 48 D0 RED0 RED0 YOM A0M 26 **D1** 1 RED1 RED1 **100** Ω ≷ 27 D2 RED2 RED2 29 47 9 D3 RED3 RED3 Y0P A0P 30 D4 NA RED4 31 D5 NA RED5 10 33 46 D6 GREEN0 **GREEN0** Y1M A1M 34 D7 GREEN1 GREEN1 **1'00** Ω < 35 D8 GREEN2 **GREEN2** 11 D9 37 45 GREEN3 **GREEN3** Y1P A1P 39 D10 NA GREEN4 40 D11 NA **GREEN5** 14 41 42 D12 BLUE0 **BLUE0** Y2M A2M 43 D13 BLUE1 BLUE1 45 **1'00** Ω ≷ D14 BLUE2 BLUE2 46 15 D15 BLUE3 BLUE3 Y2P A2P 47 D16 NA BLUE4 D17 1 BLUE5 NA 2 40 16 D18 H\_SYNC H\_SYNC CLKOUTM CLKINM 4 D19 V\_SYNC V\_SYNC 5 **100** Ω ≷ D20 ENABLE ENABLE 23 39 17 CLKOUT CLKOUTP CLKINP CLOCK CLOCK 38 Y3M 37 Y3P

#### **APPLICATION INFORMATION (continued)**

A. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

#### Figure 11. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

See the FLatLink Designer's Guide (literature number SLLA012) for more application information.

# PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS86AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated