DUAL 4-BIT LATCHES WITH CLEAR

Two Independent 4-Bit Latches in a Single Package

- Separate Clear Inputs Provide One-Step Clearing Operation
- Dual Gated Enable Inputs Simplify Cascading Register Implementations
- Compatible for Use with TTL Circuits
- Input Clamping Diodes Simplify System
 Design

	VIDEN 1972—NEVISED WANCH
	OR W PACKAGE . N PACKAGE
(TOP	VIEW)
1CLR	J24 VCC
1C1 2	23 204
1 C2 □3	22 2D4
1D1 4	21 203
1Q1 🔲 5	20 2D3
1 D2 ☐6	19 202
102 🔲 7	18 2D2
1 D3 ☐8	17 201
103 🔲 9	16 2D1
1 D4 ☐10	15 2C2
1Q4 🔲 11	14 2C1
GND ☐12	13 2CLR

description

These monolithic TTL circuits utilize D-type bistables to implement two independent four-bit latches in a single package. Each four-bit latch has an independent asynchronous clear input and a gated two-input enable circuit. When both enable inputs are low, the output levels will follow the data input levels. When either or both of the enable inputs are taken high, the outputs remain at the last levels setup at the inputs prior to the low-to-high-level transition at the enable input(s). After this, the data inputs are locked out.

The clear input is overriding and when taken low will reset all four outputs low regardless of the levels of the enable inputs.

The SN54116 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74116 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (EACH LATCH)

	ОПТРИТ					
CLEAR	ENA	BLE	DATA	0		
CLEAR	C1	C2	DATA	- 4		
Н	L	L	L	425		
Н	L	L	н	Н		
Н	X	Н	X	α ₀		
Н	н	X	×	σ ₀		
L	X	X	×	L		

H = high level, L = low level, X = irrelevant

 Q_0 = the level of Q before these input conditions were established.

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.








logic diagram (positive logic)



schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V	CC (see Note 1)				 				 7 V
Input voltage .					 				 5.5 V
Operating free-air	temperature range:	SN54116	Circuits		 				-55° C to 125° C
		SN74116	Circuits		 				 1.0° C to 70° C
Storage temperatu	ire range				 				-65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54116, SN74116 **DUAL 4-BIT LATCHES WITH CLEAR**

recommended operating conditions

		[]	SN5411	6	- ;	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	J CIVIT	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH				-800		•	-800	μΑ	
Low-level output current, IOL		1		16			16	mA	
Input pulse width +	<u>C</u> 1, <u>C</u> 2	18			18			ns	
Input pulse width, t _W	CLR	18			18			113	
Data saturations t	High logic level	8			8				
Data setup time, t _{su}	Low logic level	14			14			ns	
Clear inactive-state setup time, t _{SU}		8			8			ns	
Data release time, high-level data, t _{release}				2			2		
Data hold time, low-level data, th		8		_	8.			ns	
Operating free-air temperature, TA	· · ·	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA			-1.5	V
Vон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		V
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,			0.2	0.4	٧
կ	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mA
1	High total input groups	C1, C2, or clear	V _{CC} = MAX, V _I = 2.4 V				40	μΑ
ΉΗ	High-level input current	Any D	VCC - WAA,	V - 2.4 V			60	
		C1, C2, or clear				-1.6		
HE	Low-level input current	Any D, initial peak	$V_{CC} = MAX,$	V _I = 0.4 V			-2.4	mA
		Any D, steady-state				-1.6		
	8		V 846.V	SN54116	-20		-57	^
IOS Short-circuit output current §			V _{CC} = MAX	SN74116	-18		-57	mA
				Condition A		60	100	
ICC	Supply current	See Note 2	Condition B		40	70	mA	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

NOTE 2: With outputs open, $I_{\mbox{CC}}$ is measured for the following conditions:

A. All inputs grounded.

B. All \overline{C} inputs are grounded and all other inputs are at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}		Any 0			19	30	ns
tPHL	CT OF C2	Any Q	C_L = 15 pF, R_L = 400 Ω , See Figure 1		15	22	115
t _{PLH}	Data	a			10	15	ns
tPHL.	Data	Q .			12	18	113
^t PH L	CLR	Any Q			15	22	ns





 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25° C. 8 Not more than one output should be shorted at a time.

SN54116, SN74116 DUAL 4-BIT LATCHES WITH CLEAR

PARAMETER MEASUREMENT INFORMATION







SWITCHING TIMES FROM DATA INPUTS

NOTES: A. Input pulses are supplied by generators having the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, PRR = 1 MHz, duty cycle $\le 50\%$, $Z_{OUT} \approx 50\Omega$.

- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. The other enable input is low.
- E. Clear input is high.

FIGURE 1



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated