
## 查询SN54LS170供应商

# SN54170半SN54推S1702-SN74起570度SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

SDLS065 – MARCH 1974 – REVISED MARCH 1988



NC - No internel connection

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input,  $\overline{G}_W$ , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input,  $\overline{G}_R$ , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.


This arrangement-data entry addressing separate from data-read addressing and individual sense line-eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (30 nanoseconds typical) and the read time (25 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All '170 inputs and all inputs except the read enable and write enable of the 'LS170 are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54170 and SN54LS170 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C; the SN74170 and SN74LS170 are characterized for operation from 0°C to 70°C.




SDLS065 - MARCH 1974 - REVISED MARCH 1988



SDLS065 - MARCH 1974 - REVISED MARCH 1988

logic diagram (positive logic)





# SN54170, SN54LS170, SN74170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

### SDLS065 - MARCH 1974 - REVISED MARCH 1988

## WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WR	ITE INP	JTS		WORD					
WB	WA	Ğ₩	0	1	2	3			
L	L	L	Q = D	00	Q <sub>0</sub>	Q0			
L	н	L	0 <sub>0</sub>	Q = D	<b>0</b> 0	<b>0</b> 0			
н	L	L	Q0	Q <sub>0</sub>	Q = D	Q <sub>0</sub>			
H	н	L	0 <sub>0</sub>	<b>Q</b> 0	<b>a</b> 0	Q ≈ D			
х	x	н	0 <sub>0</sub>	0 <sub>0</sub>	a <sub>0</sub>	<b>Q</b> 0			

### READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPL	ITS		OUTPUTS				
RB	RA	ĞR	Q1	02	Q3	Q4		
L	L	L	WOB1	W0B2	WOB3	WOB4		
L	н	L	W1B1	W182	W183	W1B4		
н	L	L	W2B1	W2B2	W2B3	W2B4		
н	н	Ł	W3B1	W3B2	W3B3	W3B4		
х	x	н	н	н	н	н		

#### NOTES: A. H = high level, L = low level, X = irrelevant.

B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

C.  $Q_0 =$  the level of Q before the indicated input conditions were established.

D. WOB1 = The first bit of word 0, etc.


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	V
Input voltage: '170	
· 'LS170	V
Off-state output voltage: '170	V
'LS170	
Operating free-air temperature range: SN54170, SN54LS170 (see Note 2)	С
SN74170, SN74LS170	С
Storage temperature range	С

NOTES: 1. Voltage values are with respect to network ground terminal.

2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 38°C/W

## logic symbols<sup>†</sup>



 $^\dagger \text{This}$  symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC

Publication 617-12.

Pin numbers shown are for D, J, N, and W packages,



SDLS065 - MARCH 1974 - REVISED MARCH 1988

### recommended operating conditions

			SN5417	0	SN74170			
	-	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL				16			16	mA
Width of write-enable or read-enable pulse, tw		25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t <sub>su</sub> (D)	10			10			ns
(see Figure 2)	Write select with respect to write enable, t <sub>su(W)</sub>	15			15			ns
Hold times, high- or low-level data	Data input with respect to write enable, t <sub>h</sub> {D}	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)	· • • • • • • • • • • • • • • • • • • •	25			25			ns
Operating free-air temperature range, TA (see Not	te 2)	-55		125	0		70	°C

NOTES: 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 38°C/W.

- 3. Write select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t<sub>su(W)</sub> can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t<sub>h(W)</sub> will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
- 4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage ,	$V_{CC} = MIN, I_I = -12 mA$			-1.5	V
<sup>†</sup> ОН	High-level output current	V <sub>CC</sub> = MIN, V <sub>OH</sub> = 5.5 V, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V			30	μA
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4	v
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V			1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V	1		40	μA
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			-1.6	mA
ICC	Supply current	V <sub>CC</sub> = MAX, SN54170 See Note 5 SN74170		127§	140 150	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

 $\ensuremath{\$\xspace{1.5}}$  Typical supply current shown is an average for 50% duty cycle.

NOTE 5: Maximum I<sub>CC</sub> is guaranteed for the following worst-case conditions: 4,5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.



SDLS065 - MARCH 1974 - REVISED MARCH 1988

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	
tPLH	Developmental	A O	0 15 -5		10	15	ns
tPHL	Read enable	Any Q	CL = 15 pF, RL = 400 Ω, See Figures 1 and 2		20	30	115
<sup>t</sup> PLH	Devel Calant	A O			23	35	ns
tPHL	Read Select	Any Q			30	40	""
<sup>t</sup> PLH		A 0	C: = 15 = 5		25	40	ns
tPHL	Write enable	Any Q	CL = 15 pF, RL = 400 Ω, See Figures 1 and 3		34	45	113
tPLH	<b>D</b>	AO			20	30	
tPHL	Data	Any Q			30	45	ns


## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

<sup>†</sup>t<sub>PLH</sub> = propagation delay time, low-to-high-level output


tpHL = propagation delay time, high-to-low-level output

schematics of inputs and outputs





ʻ170





۰.

SDLS065 - MARCH 1974 - REVISED MARCH 1988

## recommended operating conditions

		SN54LS170			SN74LS170			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL				4			8	mA
dth of write-enable or read-enable pulse, tw		25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t <sub>su(D)</sub>	10			10			ns
(see Figure 2)	Write select with respect to write enable, t <sub>su(W)</sub>	15			15			ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15		-	ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)		25			25			ns
Operating free-air temperature range, TA		-55		125	0		70	°C

NOTES: 3. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t<sub>su(W)</sub> can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t<sub>h(W)</sub> will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				Duriouat	SI	154LS1	70	SN74LS170			UNIT
	PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	түр‡	MAX	MIN	MIN TYPT MAX		
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	l <sub>1</sub> =18 mA			-1.5			-1.5	V
юн	High-level output current		V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>OH</sub> = 5.5 V, , V <sub>IH</sub> = 2 V			100			100	μA
			$V_{CC} = MIN,$	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage		V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	IOL = 8 mA					0.35	0.5	
	Input current at	Any D, R, or W		V1 = 7 V			0.1			0.1	mA
1	maximum input voltage	GR or GW	V <sub>CC</sub> = MAX,	vi - , v			0.2			0.2	
		Any D, R, or W	V MAX	V1 = 2.7 V			20			20	μA
ΉH	High-level input current	GR or GW	V <sub>CC</sub> = MAX,	v   - 2.7 v			40			40	]
		Any D, R, or W		$\lambda = 0.4 \lambda$			-0.4			-0.4	mA
11	Low-level input current	GR or GW	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			0.8			-0.8	
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 5		25	40		25	40	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 5: ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.



SDLS065 – MARCH 1974 – REVISED MARCH 1988

# recommended operating conditions

		SI	N54LS1	70	SI	N74LS1	70	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL				4			8	mA
Width of write-enable or read-enable pulse, tw	· · · · · · · · · · · · · · · · · · ·	25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t <sub>su</sub> (D)	10			10			ns
Setup times, high- or low-level data (see Figure 2)	Write select with respect to write enable, t <sub>su</sub> (w),	15			15			ពទ
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)		25			25			ns
Operating free-air temperature range, TA		-55		125	0		70	°C

NOTES: 3. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t<sub>su(W)</sub> can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t<sub>h(W)</sub> will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEAT AON	autionist	St	154LS1	70	SN74LS170			
	PARAMETER	PARAMETER		TEST CONDITIONS <sup>†</sup>		түр‡	MAX	MIN	TYP‡	MAX	UNII
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18 mA			-1.5			-1.5	V
ЮН	High-level output current		V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>OH</sub> = 5.5 V, V <sub>IH</sub> = 2 V			100			100	μΑ
			$V_{CC} = MIN,$	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage		$V_{1H} = 2 V,$ $V_{1L} = V_{1L} max$	10L = 8 mA					0.35	0.5	
	Input current at	Any D, R, or W	NMAX	$\lambda = 7 \lambda$			0.1			0.1	mA
11	maximum input voltage	GR or GW	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.2			0.2	] "```
		Any D, R, or W		V - 0 7 V			20			20	μA
ЧН	High-level input current	GR or GW	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			40			40	1
		Any D, R, or W		N - 0 4 M			-0.4			-0.4	- mA
ΠĽ	Low-level input current	GR or GW	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			0.8			0.8	1
1 <sub>CC</sub>	Supply current		V <sub>CC</sub> = MAX,	See Note 5		25	40		25	40	mA

 $^{\dagger}$  For conditions shown as MIN or MAX, use the appropriate  $\sqrt[4]{a}$  lue specified under recommended operating conditions.

\$ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

NOTE 5: ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.



SDLS065 - MARCH 1974 - REVISED MARCH 1988


switching characterist	ics, $V_{CC} = 5$	6 V, TA = 25°(	С
------------------------	-------------------	----------------	---

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tPLH	Deadlocatile	A	0 15 - 5		20	30	
tPHL	Read enable	Any Q	$C_{L} = 15  \text{pF},$		20	30	ns
tPLH	Devel values	A === 0	$R_L = 2 k\Omega,$ See Figures 1 and 2		25	40	ns
tPHL	Read select	Any Q			24	40	
τρΓΗ	Write enable	Any Q	C <sub>L</sub> = 15 pF,		30	45	ns
tPHL	AALITE GUBDIG	Any d	$R_{L} = 2 k\Omega,$		26	40	]
tPLH	Data	A0	See Figures 1 and 3		30	45	ns
<sup>t</sup> PHL	Data	Any Q	See rigures i anu S		22	35	] ''3


 $^{\dagger}t_{PLH}$  = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

schematics of inputs and outputs








'LS170



.

## SN54170, SN54LS170, SN74170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

SDLS065 – MARCH 1974 – REVISED MARCH 1988




#### -----

FIGURE 2

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
  - B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
  - C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with  $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_B$  is low.
  - D. Input waveforms are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>out</sub>  $\approx$  50  $\Omega$ , duty cycle  $\leq$  50%, t<sub>r</sub>  $\leq$  10 ns and t<sub>f</sub>  $\leq$  10 ns for '170, and t<sub>r</sub>  $\leq$  15 ns and t<sub>f</sub>  $\leq$  6 ns for 'LS170.
  - E. For '170, V<sub>ref</sub> = 1.5 V; for 'LS170, V<sub>ref</sub> = 1.3 V.



SDLS065 - MARCH 1974 - REVISED MARCH 1988



NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.

- B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
- C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with  $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_R$  is low.
- D. Input waveforms are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>out</sub>  $\approx$  50  $\Omega$ , duty cycle  $\leq$  50%, t<sub>r</sub>  $\leq$  10 ns and t<sub>f</sub>  $\leq$  10 ns for '170, and t<sub>r</sub> $\leq$  15 ns and t<sub>f</sub>  $\leq$  6 ns for 'LS170.
- E. For '170,  $V_{ref} = 1.5 V$ ; for 'LS170,  $V_{ref} = 1.3 V$ .



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated