查询SN74174N供应商

SN54174, SN54175, SN54ES174, SN54ES175, SN54S174; SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:

Buffer/Storage Registers Shift Registers Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE
(EACH FLIP-FLOP)

	INPUTS					
CLEAR	CLOCK	D	Q	۵t		
L	X	Х	L	Н		
н	1	Н	Н	L		
н	1	L	L	Н		
н	L	Х	a_0	$\bar{\alpha}_0$		

H = high level (steady state)

L = low level (steady state)

X = irrelevant

t = transition from low to high level

Q₀ = the level of Q before the indicated steady-state input conditions were established.

t = '175, 'LS175, and 'S175 only


	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
ITES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
'174, ' 175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW

SN54174, SN54LS174, SN54S174.... J OR W PACKAGE SN74174.... N PACKAGE


SN74LS174, SN74S174 . . . D OR N PACKAGE

111	OP VI	EVV)	
CLR [, U	16	Vcc
	2 1	15 🔲	6Q
103	3 1	14 🔲	6D
2D 🔲 '	4 1	13 🔲	5D
	5 1	12 🔲	5Q
3D 🔲	5 1	11 🛛	4D
30 🗒	7 1	10 🔲	40
GND Q	3	9	CLK


SN54LS174, SN54S174 . . . FK PACKAGE
(TOP VIEW)



SN54175, SN54LS175, SN54S175 . . . J OR W PACKAGE SN74175 . . . N PACKAGE SN74LS175, SN74S175 . . . D OR N PACKAGE



SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)





NC - No internal connection

SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


logic symbols†






[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagrams (positive logic)





Pin numbers shown are for D, J, N, and W packages.





SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74LS175, SN74S174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


schematics of inputs and outputs


SN54174, SN54175, SN74174, SN74175







SN54LS174, SN54LS175, SN74LS174, SN74LS175





SN54S174, SN54S175, SN74S174, SN74S175







SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													7 V
Input voltage													5.5 V
Operating free-air temperature range:	SN54174	, SN54175	Circuits							5	5°C	to	125°C
	SN74174	, SN74175	Circuits								o°	C to	70°C
Storage temperature range										-6	i5°C	to	150°C
NOTE 1: Voltage values are with respect to netw	ork ground	terminal.											

recommended operating conditions

		SN54174, SN54175			SN74	LINIT		
		MIN	NOM	MAX	MIN NOM MA			UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μΑ
Low-level output current, IOL	ALLE WILLIAM TO THE TAX TO THE TA			16		-	16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20			ns
Catum time t	Data input	20			20			ns
Setup time, t _{su}	Clear inactive-state	25			25			ns
Data hold time, t _h		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN$, $I_I = -12 \text{ mA}$				-1.5	>
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 p	μA	2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA			0.2	0.4	٧
ij	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V				1	mA
ΊΗ	High-level input current	V _{CC} = MAX, V _I = 2.4 V				40	μΑ
IL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V				-1.6	mA
1	Short riveries and a second	V MAY	SN54'	-20		-57	A
los	Short-circuit output current §	V _{CC} = MAX	SN74'	-18		-57	mA
100	Cupalitaniment	VCC = MAX, See Note 2	1 74		45	65	^
1CC	CC Supply current VCC = MAX, S		′17 5		30	45	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		25	35		MHz
tPLH	Propagation delay time, low-to-high-level output from clear	C _I = 15 pF,		16	25	ns
	(SN54175, SN74175 only)	$R_1 = 400 \Omega$				
^t PHL	Propagation delay time, high-to-low-level output from clear	See Note 3		23	35	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	Jee Note 3		20	30	ns
tPHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]$ Not more than one output should be shorted at a time.

SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	V
Input voltage	V
Operating free-air temperature range: SN54LS174, SN54LS175 Circuits	
SN74LS174, SN74LS175 Circuits	С
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN	154LS1	74	SN	174LS1	74	
		12	154LS1	75	SI	174LS1	75	UNIT
		WIŃ	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4		·	8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, t _W		20			20			ns
Setup time, t _{su}	Data input	20			20			ns
Setup time, t _{su}	Clear inactive-state	25			25			ns
Data hold time, t _h		5			5			ns
Operating free-air temperature, T _A		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS [†]		_	N54LS N54LS		S	UNIT				
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	0
VIH	High-level input voltage				2			2		***	٧
VIL	Low-level input voltage						0.7			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA				-1.5			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400 μ,	Α	2.5	3.5		2.7	3.5		٧
V	Low lovel event vales -	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	VIL = VIL max	(IOL = 8 mA					0.35	0.5	٧
ij	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
ЧН	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μА
I _I L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4		····	-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
loo	Supply current	V MAY	See Nete 2	'LS174		16	26		16	26	
¹cc	Supply current	V _{CC} = MAX,	See Note 2	'LS175		11	18		11	18	mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS		'LS174			J		
FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency		30	40		30	40		MHz
tplH Propagation delay time, low-to-high-level output from clear	C _L = 15 pF,				-	20	30	ns
tpHL Propagation delay time, high-to-low-level output from clear	$R_L = 2 k\Omega$,		23	35	1	20	30	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns
tpHL Propagation delay time, high-to-low-level output from clock	7		21	30		16	25	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		
Input voltage		5.5 \
Operating free-air temperature range: SNS	54S174, SN54S175 Circuits	
· SN	74S174, SN74S175 Circuits	0°C to 70°C
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S174, SN54S175			SN74S174, SN74S175			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1			-1	mA
Low-level output current, IOL				20			20	mA
Clock frequency, fclock		0		75	0		75	MHz
Pulse width, t _w	Clock	7			7			
ruise width, t _W	Clear	10			10			ns
Catua tima t	Data input	5			5			
Setup time, t _{su}	Clear inactive-state	5			5			ns
Data hold time, t _h		3			3			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		MIN	ТҮР‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2	V
V	High lavel automotivals	V _{CC} = MIN, V _{IH} = 2 V,	SN54S'	2.5	3.4		V
V _{OH} I	High-level output voltage	V _{IL} = 0.8 V, I _{OH} = -1 mA	SN74S'	2.7	3.4]
V	Law level autout valta -	V _{CC} = MIN, V _{IH} = 2 V,				0.5	V
VOL	Low-level output voltage	V _{IL} = 0.8 V, I _{OL} = 20 mA				0.5	
Ц	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
Ιιн	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V				50	μΑ
11L	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
lcc :	Constitution	V _{CC} = MAX, See Note 2 (1)			90	144	mA
	Supply current				60	96] '''A

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		75	110		MHz
	Propagation delay time, low-to-high-level $\overline{\Omega}$ output from clear	C: - 15 - F		10	15	ns
tPLH	(SN54S175, SN74S175 only)	C _L = 15 pF,				
tphl Propagation delay time, high-to-low-level Q output from clear tplh Propagation delay time, low-to-high-level output from clock		$R_L = 280 \Omega$, See Note 3		13	22	ns
		See Note 3		8	12	ns
^t PHL	Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

^{\$} Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.





12-Jul-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
JM38510/01702BEA	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
JM38510/01702BFA	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI
JM38510/07105BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/07105BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/07106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30106B2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30106BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30107B2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30107BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30107BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30107SEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/30107SFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SN54175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN54LS174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54LS175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54S174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54S175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN74174N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74175N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS174D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS174DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS174DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS174DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS174J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS174N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS174N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS174NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS174NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS174NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS175DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS175DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





12-Jul-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finis	h MSL Peak Temp ⁽
SN74LS175DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS175N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS175NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS175NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS175NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S174J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74S174N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74S174N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S174NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S174NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74S175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74S175DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74S175DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74S175N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74S175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S175NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74S175NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SNJ54175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SNJ54175W	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI
SNJ54LS174FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS174W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS175FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS175W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S174FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S174W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S175FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54S175W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

12-Jul-2005

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265