查询SN74273供应商

SAUS 4273 USN544S273 25N74233 5SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SN54273, SN74LS273 . . . J OR W PACKAGE

SDLS090 - OCTOBER 1976 - REVISED MARCH 1988

- Contains Eight Flip-Flops With Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
 - **Applications Include: Buffer/Storage Registers** Shift Registers Pattern Generators

description

These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect ar the output.

These flip-flops are guaranteed to respond to clock frequencies ranging form 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 39 milliwatts per flip-flop for the '273 and 10 milliwatts for the 'LS273.

OUTPUT

Q

L

Н

L

Q₀


SN7427	73.	N PAC	KAGE
SN74LS273.		dw or N	PACKAGE
((TO	P VIEW)	
CLR [1	20	V _{CC}
1Q [2	19	8Q
1D [3	18	8D
2D [4	17	7D
2Q [5	16	7Q
3Q [6	15	6Q
3D [7	14	6D
4D [8	13	5D
4Q [9	12	5Q
GND [10	11	CLK




	10 CLR CLR CCLR	20		
	2 2 0 > 6 3 2 1 20 1 4 5			
2D		[™] 18[8D	
2Q	5	17	7D	
2D 2Q 3Q 3D 4D	0	9 18 [17] 16 [15] 14 [7Q	
3D		15	6Q	
4D	8	14	6D	
-	9 10 11 12 1	3		
\f		20		

	FUNCTIO (each fl		_		
INPUTS					
CLEAR	CLOCK	D			
L	Х	Х			
н	\uparrow	н			
н	\uparrow	L			
н	L	Х			

logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, J, N, and W packages.






SDLS090 - OCTOBER 1976 - REVISED MARCH 1988

schematics of inputs and outputs







SDLS090 - OCTOBER 1976 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5 V
Operating free-air temperature range, T _A : SN54273 –55°C to 125	5°C
SN74273 0°C to 70	J°C
Storage temperature range	Э°С

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54273		SN74273			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, t_W		16.5			16.5			ns
Catura tima a	Data input	20↑			20 ↑			
Setup time, t _{SU}	Clear inactive state	25↑			25↑			ns
Data hold time, th		5↑			5↑			ns
Operating free-air temperature, TA		-55		125	0		70	°C

↑ The arrow indicates that the rising edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		$V_{CC} = MIN,$	l _l = -12 mA			-1.5	V
∨он	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OH} = −800 μA	2.4	3.4		V
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = 16 mA			0.4	V
Ц	Input current at maximum input voltag	е	V _{CC} = MAX,	V _I = 5.5 V			1	mA
	High lovel input current	Clear	VCC = MAX,	V1 = 2.4 V			80	
ЧΗ	High-level input current	Clock or D	VCC = WAX,	v] = 2.4 v			40	μA
1	Low lovel input ourrent	Clear		$\lambda = 0.4 \lambda$			-3.2	mA
۱L	Low-level input current	Clock or D	$V_{CC} = MAX,$	$V_{1} = 0.4 V$			-1.6	ША
los	Short-circuit output current§		$V_{CC} = MAX$		-18		-57	mA
ICC	Supply current		V _{CC} = MAX,	See Note 2		62	94	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25° C.

§ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.



SDLS090 - OCTOBER 1976 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		30	40		MHz
^t PHL	Propagation delay time, high-to-low-level output from clear	C _L = 15 pF, R _I = 400 Ω,		18	27	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	See Note 3		17	27	ns
^t PHL	Propagation delay time, high-to-low-level output from clock			18	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) Input voltage	
Operating free-air temperature range, T _A : SN54LS273	-55°C to 125°C
SN74LS273Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS273			SN74LS273			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μΑ
Low-level output current, IOL				4			8	mA
Clock frequency, f _{clock}		0		30	0		30	MHz
Width of clock or clear pulse, t _W		20			20			ns
Coture time t	Data input	20↑			20↑			1
Setup time, t _{SU}	Clear inactive state	25↑			25↑		MAX 5.25 -400 8	ns
Data hold time, t _h		5↑			5↑			ns
Operating free-air temperature, T _A		-55		125	0		70	°C

 \uparrow The arrow indicates that the rising edge of the clock pulse is used for reference.



SDLS090 - OCTOBER 1976 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54LS273			SN74LS273			UNIT	
	PARAMETER	IES		151	MIN	TYP‡	MAX	MIN	ΤΥΡ [‡] ΜΑΧ		UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN,$	l _l = – 18 mA				-1.5			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN,$ $V_{IL} = V_{IL}max,$	V _{IH} = 2 V, I _{OH} = -400	μΑ	2.5	3.4		2.7	3.4		V
Vai	Low-level output voltage	V _{CC} = MIN,	VIH = 2 V,	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	$V_{IL} = V_{IL}max$,		$I_{OL} = 8 \text{ mA}$					0.35	0.5	v
ų	Input current at maximum input voltage	V _{CC} = MAX,	$V_I = 7 V$				0.1			0.1	mA
Ιн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V				20			20	μA
Ι _{ΙL}	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V				-0.4			-0.4	mA
IOS	Short-circuit output current§	V _{CC} = MAX			-20		-100	-20		-100	mA
ICC	Supply current	V _{CC} = MAX,	See Note 2			17	27		17	27	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time and duration of short circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		30	40		MHz
^t PHL	Propagation delay time, high-to-low-level output from clear	C _L = 15 pF, R _I = 2 kΩ,		18	27	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	$R_L = 2 R_{32}$, See Note 3		17	27	ns
t _{PHL}	Propagation delay time, high-to-low-level output from clock			18	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated