- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $64 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AEA}}$, and $\overline{\mathrm{AFA}}$ Flags Synchronized by CLKA
- $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages


## description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . Two independent $64 \times 36$ dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider datapaths.
The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3612 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
For more information on this device family, see the following application reports:

- FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007)
- Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications (literature number SCAA015)
- Metastability Performance of Clocked FIFOs (literature number SCZA004)


NC - No internal connection

## PQ PACKAGE $\dagger$ <br> (TOP VIEW)

学


NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## functional block diagram



## Terminal Functions

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/O | Port-A data. The 36-bit bidirectional data port for side A. |
| AEA | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable flag synchronized to CLKA. $\overline{\text { AEA }}$ is low when the number of words in FIFO2 is less than or equal to the value in offset register $X$. |
| AEB | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable flag synchronized to CLKB. $\overline{\mathrm{AEB}}$ is low when the number of words in FIFO1 is less than or equal to the value in offset register X . |
| AFA | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable flag synchronized to CLKA. $\overline{\mathrm{AFA}}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in offset register X. |
| AFB | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable flag synchronized to CLKB. $\overline{\mathrm{AFB}}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in offset register X. |
| B0-B35 | 1/O | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | I | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{E F A}, \overline{F F A}, \overline{A F A}$, and $\overline{\mathrm{AEA}}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port- $B$ clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| CSA | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when $\overline{C S A}$ is high. |
| CSB | 1 | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The $\mathrm{B} 0-\mathrm{B} 35$ outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| $\overline{\text { EFA }}$ | $\underset{(\text { port A) }}{\mathrm{O}}$ | Port-A empty flag. $\overline{\text { EFA }}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\text { EFA }}$ is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. $\overline{E F A}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{\mathrm{EFB}}$ | $\underset{(\text { port B) }}{\mathrm{O}}$ | Port-B empty flag. $\overline{\text { EFB }}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{EFB}}$ is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when $\overline{\mathrm{EFB}}$ is high. $\overline{\mathrm{EFB}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | I | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FFA | $\underset{(\text { port A) }}{\mathrm{O}}$ | Port-A full flag. $\overline{\mathrm{FFA}}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\mathrm{FFA}}$ is low, FIFO1 is full and writes to its memory are disabled. $\overline{\mathrm{FFA}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| FFB | $\underset{(\text { port B) }}{\mathrm{O}}$ | Port-B full flag. $\overline{\mathrm{FFB}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{FFB}}$ is low, FIFO2 is full and writes to its memory are disabled. $\overline{\mathrm{FFB}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. |
| FS1, FS0 | I | Flag-offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FS0 and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output register data for output. |
| MBF1 | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. $\overline{\mathrm{MBF1}}$ is set high when the device is reset. |

Terminal Functions (Continued)

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| MBF2 | 0 | Mail2 register flag. $\overline{\mathrm{MBF}}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD/ }}{\text { EVEN }}$ | I | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| PEFA | $\begin{gathered} \mathrm{O} \\ (\text { port A) } \end{gathered}$ | Port-A parity error flag. When any byte applied to A0-A35 fails parity, $\overline{\text { PEFA }}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most-significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having W/RA low, MBA high, and PGA high, PEFA is forced high regardless of the state of the A0-A35 inputs. |
| PEFB | $\stackrel{\mathrm{O}}{\text { (port B) }}$ | Port-B parity error flag. When any byte applied to terminals B0-B35 fails parity, $\overline{\text { PEFB }}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most-significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having $W / \bar{R} B$ low, MBB high, and PGB high, $\overline{\text { PEFB }}$ is forced high regardless of the state of the B0-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most-significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port $B$ when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most-significant bit of each byte. |
| RST | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. This sets $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}$, and $\overline{\mathrm{MBF2}}$ high and $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ low. The low-to-high transition of RST latches the status of FS1 and FSO to select almost-full flag and almost-empty flag offset. |
| W/RA | I | Port-A write/read select. W/ $\overline{\mathrm{R}} \mathrm{A}$ high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/R$A$ is high. |
| W/RB | 1 | Port-B write/read select. W/ $\bar{R} B$ high selects a write operation and a low selects a read operation on port $B$ for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/ $\bar{R} B$ is high. |

## detailed description

## reset

The SN74ABT3612 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) low, the empty flags ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) low, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, FFA is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on $\overline{\text { RST }}$ loads the almost-full and almost-empty offset register $(\mathrm{X})$ with the value selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

## reset (continued)

Table 1. Flag Programming

| FS1 | FS0 | RST | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | H | $\uparrow$ | 16 |
| H | L | $\uparrow$ | 12 |
| L | H | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}}$ ) and the port-A write/read select (W/RA). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0-A35 outputs are active when both $\overline{\mathrm{CSA}}$ and W/ $\overline{\mathrm{R}} \mathrm{A}$ are low. Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when $\overline{C S A}$ is low, W/RA is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the A0-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/ $\bar{R} A$ is low, ENA is high, MBA is low, and $\overline{E F A}$ is high (see Table 2).

Table 2. Port-A Enable Function Table

| CSA | W/偪A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port A. The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select (W/ $\overline{\mathrm{R}} \mathrm{B}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or $\mathrm{W} / \overline{\mathrm{RB}}$ is high. The $\mathrm{B} 0-\mathrm{B} 35$ outputs are active when both $\overline{\mathrm{CSB}}$ and $W / R B$ are low.

Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, W/ $\overline{\mathrm{R}} \mathrm{B}$ is high, ENB is high, MBB is low, and FFB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/RB is low, ENB is high, MBB is high, and EFB is high (see Table 3).
The setup- and hold-time constraints to the port clocks for the port-chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

## FIFO write/read operation (continued)

Table 3. Port-B Enable Function Table

| CSB | W/RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | L | X | Active, FIFO1 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | L | L | H | X | Active, mail1 register | None |
| L | L | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 high) }}$ |

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. $\overline{\mathrm{EFA}}, \overline{\mathrm{AEA}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{AFA}}$ are synchronized to CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFB}}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS <br> IN FIFO1t | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFB | AEB | AFA | FFA |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation

| NUMBER OF wORDS <br> IN FIFO2 $\dagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFA | AEA | AFB | FFB |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flags ( $\overline{E F A}, \overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.
The read pointer of a FIFO is incremented each time a new word is clocked to the output register. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$, or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 6 and 7).

## full flags ( $\overline{F F A}, \overline{F F B}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, the write pointer is incremented. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$, or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains $X$ or less words in memory and is high when the FIFO contains ( $X+1$ ) or more words.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(\mathrm{X}+1)$ level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}}$, or greater, after the write that fills the FIFO to $(\mathrm{X}+1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( 64 $-X)$ or more words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less words.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64-(X + 1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[64-(X+1)]$. An almost-full flag is set high by the second low-to-high

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ ) (continued)

transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [64-(X + 1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{s k 2}$, or greater, after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mailbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}$, and ENA and MBA is high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB and MBB is high. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is low and from the mail register when MBA/MBB is high. The mail1 register flag ( $\overline{\mathrm{MBF} 1}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R} B}$, and ENB and MBB is high. The mail2 register flag ( $\overline{\text { MBF2 }}$ ) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## parity checking

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port-parity-error flag (PEFA, PEFB). Odd- or even-parity checking can be selected and the parity-error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding PEFA, $\overline{\text { PEFB. }}$ Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most-significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most-significant bit of each byte used as the parity bit. When odd/even parity is selected, PEFA, PEFB is low if any byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with W/RA low, CSA low, ENA high, MBA high, and PGA high, PEFA is held high, regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with $W / \bar{R} B$ low, $\overline{C S B}$ low, ENB high, MBB high, and PGB high, $\overline{\text { PEFB }}$ is held high, regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most-significant bit of each byte used as the parity bit. Port-B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, with the most-significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all 36 inputs, regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most-significant bits of each byte as the word is read to the data outputs.

## parity generation (continued)

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup- and hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup- and hold-time constraints to the port-B clock (CLKB). These timing constraints apply only for a rising clock edge used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when $W / \bar{R} A, W / \bar{R} B$ is low; MBA, MBB is high; $\overline{C S A}, \overline{C S B}$ is low; ENA, ENB is high; and PGA, PGB is high. Generating parity for mail-register data does not change the contents of the register.


Figure 1. Device Reset Loading the $\mathbf{X}$ Register With the Value of Eight

$\dagger$ Written to FIFO1
Figure 2. Port-A Write-Cycle Timing for FIFO1

$\dagger$ Written to FIFO2
Figure 3. Port-B Write-Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 4. Port-B Read-Cycle Timing for FIFO1

† Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

$\dagger_{\text {sk1 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\mathrm{sk} 1}$, the transition of $\overline{E F B}$ high may occur one CLKB cycle later than shown.

Figure 6. $\overline{\text { EFB-Flag Timing and First Data Read When FIFO1 Is Empty }}$

$\dagger t_{\text {sk1 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k 1}$, the transition of $\overline{E F A}$ high may occur one CLKA cycle later than shown.

Figure 7. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

$\dagger_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { FFA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, $\overline{\mathrm{FFA}}$ may transition high one CLKA cycle later than shown.

Figure 8. $\overline{\text { FFA-Flag Timing and First Available Write When FIFO1 Is Full }}$

$\dagger t_{\text {sk }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 1}, \overline{F F B}$ may transition high one CLKB cycle later than shown.

Figure 9. $\overline{\text { FFB-Flag Timing and First Available Write When FIFO2 Is Full }}$

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AEB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}, \overline{\mathrm{AEB}}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO1 write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, FIFO read $(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{RB}}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})$.

Figure 10. Timing for $\overline{\text { AEB }}$ When FIFO1 Is Almost Empty

$\ddagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { AEA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk } 2}$, $\overline{\text { AEA }}$ may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L})$, FIFO read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})$.

Figure 11. Timing for $\overline{\text { AEA }}$ When FIFO2 Is Almost Empty

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text { AFA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}, \overline{\mathrm{AFA}}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, FIFO 1 read $(\overline{C S B}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})$.
Figure 12. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\ddagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{AFB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k 2}, \overline{\mathrm{AFB}}$ may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L})$, $\operatorname{FIFO} 2$ read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=L, M B A=L)$.

Figure 13. Timing for $\overline{\text { AFB }}$ When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off $(\mathrm{PGB}=\mathrm{L})$
Figure 14. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off $(P G A=L)$
Figure 15. Timing for Mail2 Register and MBF2 Flag

SN74ABT3612
$64 \times 36 \times 2$
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCBS129G - JULY 1992 - REVISED APRIL 1998


NOTE A: $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{ENA}=\mathrm{H}$
Figure 16. ODD/EVEN, W/RA, MBA, and PGA to $\overline{\text { PEFA }}$ Timing


NOTE A: $\overline{C S B}=L, E N B=H$
Figure 17. ODD/EVEN, W/RBB, MBB, and PGB to $\overline{\text { PEFB }}$ Timing


NOTE A: ENA = H
Figure 18. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB = H
Figure 19. Parity-Generation Timing When Reading From the Mail1 Register

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\mathrm{OL}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP\# MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| I | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{l}=0 \mathrm{~mA}$, | $V_{l}=V_{C C}$ or GND | Outputs high |  | 60 | mA |
|  |  |  |  | Outputs low |  | 130 | mA |
|  |  |  |  | Outputs disabled |  | 60 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 20)

|  |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CLKH) }}$ | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CLKL) }}$ | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(EN1) }}$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ before CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ before CLKB $\uparrow$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(EN2) }}$ | Setup time, ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(EN3) }}$ | Setup time, MBA before CLKA $\uparrow$; MBB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su }}(\mathrm{PG})$ | Setup time, ODD/EVEN and PGA before CLKA个; ODD/EVEN and PGB before CLKB $\uparrow \dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(RS }}$ | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{FS}$ ) | Setup time, FS0 and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th( D$)$ | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN1) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| th(EN2) | Hold time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN3) | Hold time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(PG) | Hold time, ODD/EVEN and PGA after CLKA个; ODD/EVEN and PGB after CLKB $\uparrow \dagger$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| tsk1§ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$, FFA, and FFB | 8 |  | 8 |  | 10 |  | ns |
| $t_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 9 |  | 16 |  | 20 |  | ns |

$\dagger$ Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is included only to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY <br> SCBS129G - JULY 1992 - REVISED APRIL 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 20)

| PARAMETER |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {f max }}$ |  | 66.7 |  | 50 |  | 33 |  | MHz |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKA to A0-A35 and CLKB to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-FF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{FFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{FFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-EF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{EFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{EFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-AE) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AEB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-AF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| ${ }^{\text {tpd (C-MF) }}$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{MBF} 1}$ low or $\overline{\mathrm{MBF} 2}$ high and CLKB to $\overline{\mathrm{MBF} 2}$ low or MBF1 high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tpd(C-MR) | Propagation delay time, CLKA to B0-B35† and CLKB to A0-A35 $\ddagger$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd(M-DV) | Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tpd(D-PE) | Propagation delay time, A0-A35 valid to $\overline{\text { PEFA }}$ valid; B0-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tpd(O-PE) | Propagation delay time, ODD/ $\overline{\text { EVEN }}$ to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| ${ }^{\text {tpd }}(\mathrm{O}-\mathrm{PB})^{\S}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| tpd(E-PE) | Propagation delay time, W/ $\overline{\mathrm{R}} \mathrm{A}, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$, or PGA to PEFA; W/RBB, $\overline{C S B}, ~ E N B, M B B$, or PGB to PEFB | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $\mathrm{tpd}_{\mathrm{p}}(\mathrm{E}-\mathrm{PB})^{\text {§ }}$ | Propagation delay time, W/ $\overline{\mathrm{R}} A, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$, or PGA to parity bits (A8, A17, A26, A35); W/RB, $\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{MBB}$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| ${ }^{\text {tpd }}$ (R-F) | Propagation delay time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low and ( $\overline{\mathrm{AFA}}$, $\overline{\mathrm{AFB}}, \overline{\mathrm{MBF}} 1, \overline{\mathrm{MBF} 2}$ ) high. | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}}$ A low to $A 0-A 35$ active and $\overline{\mathrm{CSB}}$ low and $\overline{\mathrm{W}} / \mathrm{RB}$ high to $\mathrm{B} 0-\mathrm{B} 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| ${ }^{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ high to A0-A35 at high impedance and $\overline{\text { CSB }}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the $B 0-B 35$ outputs are active and MBB is high
$\ddagger$ Writing data to the mail 2 register when the A0-A35 outputs are active and MBA is high
§ Only applies when reading data from a mail register

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. Includes probe and jig capacitance
B. tPZ: and tPZH are the same as ten.
C. $t_{P L Z}$ and tphZ are the same as $\mathrm{t}_{\mathrm{d} \text { is }}$.

Figure 20. Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 21
www.ti.com

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABT3612-15PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ABT3612-15PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ABT3612-15PQG4 | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ABT3612-20PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ABT3612-20PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ABT3612-30PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ABT3612-30PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced molded plastic package with a heat slug (HSL)
D. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

