- Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V
- B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot-Plugging
- Supports PCI Hot Plug
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance ( $r_{\text {on }}$ ) Characteristics ( $\mathrm{r}_{\mathrm{on}}=3 \Omega$ Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion ( $\mathrm{C}_{\mathrm{io} \text { (OFF) }}=5.5 \mathrm{pF}$ Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption

$$
\text { (ICC = } 3 \mu \mathrm{~A} \text { Max) }
$$

DB, DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)

| BIASV 1 | $\mathrm{V}_{20}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| A1 ${ }^{2}$ | 19 | OE |
| A2 3 | 18 | B1 |
| A3 4 | 17 | B2 |
| A4 5 | 16 | B3 |
| A5 6 | 15 | B4 |
| A6 7 | 14 | B5 |
| A7 8 | 13 | B6 |
| A8 9 | 12 | \| B7 |
| GND 10 |  | B8 |

- $V_{C C}$ Operating Range From 4 V to 5.5 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, $1.5-\mathrm{V}, 1.8-\mathrm{V}, 2.5-\mathrm{V}, 3.3-\mathrm{V}, 5-\mathrm{V}$ )
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- $\mathrm{I}_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating



## description/ordering information

The SN74CBT6845C is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{\text {on }}$ ), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT6845C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

## 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS140 - OCTOBER 2003

## description/ordering information (continued)

The SN74CBT6845C is an 8-bit bus switch with a single output-enable ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is low, the 8 -bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When $\overline{\mathrm{OE}}$ is high, the 8 -bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to BIASV through the equivalent of a $10-\mathrm{k} \Omega$ resistor when $\overline{\mathrm{OE}}$ is high, or if the device is powered down $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$.
During insertion (or removal) of a card into (or from) an active bus, the card's output voltage may be close to GND. When the connector pins make contact, the card's parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method will ensure that any glitch produced by insertion (or removal) of the card will not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.
This device is fully specified for partial-power-down applications using $I_{\text {off. }}$. The $I_{\text {off }}$ feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

| TA | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QFN - RGY | Tape and reel | SN74CBT6845CRGYR | CT6845C |
|  | SOIC - DW | Tube | SN74CBT6845CDW | CBT6845C |
|  |  | Tape and reel | SN74CBT6845CDWR |  |
|  | SSOP - DB | Tube | SN74CBT6845CDB | CT6845C |
|  |  | Tape and reel | SN74CBT6845CDBR |  |
|  | SSOP (QSOP) - DBQ | Tape and reel | SN74CBT6845CDBQR | CBT6845C |
|  | TSSOP - PW | Tube | SN74CBT6845CPW | CT6845C |
|  |  | Tape and reel | SN74CBT6845CPWR |  |
|  | TVSOP - DGV | Tape and reel | SN74CBT6845CDGVR | CT6845C |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| INPUT <br> $\overline{\mathrm{OE}}$ | INPUT/OUTPUT <br> $\mathbf{A}$ | FUNCTION |
| :---: | :---: | :---: |
| L | B | A port = B port |
| H | Z | Disconnect <br> B port $=$ BIASV |

logic diagram (positive logic)

simplified schematic, each FET switch (SW)

$\dagger$ EN is the internal enable signal applied to the switch.

# SN74CBT6845C <br> 8-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS <br> 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION <br> SCDS140 - OCTOBER 2003 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Bias supply voltage range, BIASV ..... -0.5 V to 7 V
Control input voltage range, $\mathrm{V}_{\text {IN }}$ (see Notes 1 and 2) ..... -0.5 V to 7 V
Switch I/O voltage range, $\mathrm{V}_{\mathrm{I} / \mathrm{O}}$ (see Notes 1, 2, and 3) ..... -0.5 V to 7 V
Control input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{IN}}<0\right)$ ..... $-50 \mathrm{~mA}$
I/O port clamp current, $\mathrm{I}_{\mathrm{I} / \mathrm{OK}}\left(\mathrm{V}_{\mathrm{I} / \mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
ON-state switch current, $\mathrm{I}_{\mathrm{I} / \mathrm{O}}$ (see Note 4) ..... $\pm 128 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND terminals ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 5): DB package ..... $70^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): DBQ package ..... $68^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): DGV package ..... $92^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): DW package ..... $58^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): PW package ..... $83^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 6): RGY package ..... $37^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltages are with respect to ground unless otherwise specified.
2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{O}}$ are used to denote specific conditions for $\mathrm{V}_{\mathrm{I} / \mathrm{O}}$.
4. $I_{I}$ and $I_{O}$ are used to denote specific conditions for $I_{I / O}$.
5. The package thermal impedance is calculated in accordance with JESD 51-7.
6. The package thermal impedance is calculated in accordance with JESD 51-5.
recommended operating conditions (see Note 7)

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
|  | UNIT |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4 | 5.5 |
| BIASV | Bias supply voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level control input voltage | 2 | 5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level control input voltage | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I} / \mathrm{O}}$ | Data input/output voltage | 0 | 0.8 |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | 5.5 |

NOTE 7: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. BIASV is a supply voltage, not a control input.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.8 | V |
| $\mathrm{V}_{\text {IKU }}$ | Data inputs | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, | $0 \mathrm{~mA}>\mid 1 \geq-50 \mathrm{~mA}$, <br> $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND , | Switch OFF |  |  | -2 | V |
| $\mathrm{V}_{\mathrm{O}(\text { USP })^{\ddagger}}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{BIASV}=5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{I}_{\mathrm{I}}=-10 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \end{aligned}$ | Switch OFF | 3 |  |  | V |
| $\mathrm{V}_{\mathrm{O}}$ | B port | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$, | BIASV $=\mathrm{V}_{\mathrm{x}}$, | $\mathrm{I}=0$ | $\mathrm{V}_{\mathrm{x}}-0.1$ |  | $\mathrm{V}_{\mathrm{x}}$ | V |
| IIN | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Io | B port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\begin{aligned} & \text { BIASV }=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0, \end{aligned}$ | Switch OFF, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or GND }$ |  | 0.25 |  | mA |
| loz§ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=0, \end{aligned}$ | Switch OFF, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} \text { or GND }$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ |  | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{I}}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \end{aligned}$ | Switch ON or OFF |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }}$ CC ${ }^{\text {I }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{\text {in }}$ | Control inputs | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$ or 0 |  |  |  | 4 |  | pF |
| $\mathrm{C}_{\mathrm{io}}$ (OFF) | A port | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=3 \mathrm{~V}$ or 0 , | Switch OFF, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 5.5 |  | pF |
| $\mathrm{C}_{\mathrm{io}}(\mathrm{ON})$ |  | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=3 \mathrm{~V}$ or 0, | Switch ON, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 13.5 |  | pF |
| $r_{\text {on }}{ }^{\text {\# }}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \\ & \text { TYP at } \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{l} \mathrm{O}=-15 \mathrm{~mA}$ |  | 8 | 12 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0$ | $\mathrm{I} \mathrm{O}=64 \mathrm{~mA}$ |  | 3 | 6 |  |
|  |  | $10=30 \mathrm{~mA}$ |  |  | 3 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \quad \mathrm{I} \mathrm{O}=-15 \mathrm{~mA}$ |  | 5 | 10 |  |

$\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{IN}}$ refer to control inputs. $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}}, \mathrm{I}_{\mathrm{I}}$, and $\mathrm{I}_{\mathrm{O}}$ refer to data pins.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger \mathrm{V}$ O(USP) $=\mathrm{A}$-port undershoot static protection.
§ For I/O ports, the parameter loz includes the input leakage current.
I This is the increase in supply current for each input that is at the specified voltage level, rather than $V_{C C}$ or GND.
\# Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two ( A or B ) terminals.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | TEST CONDITIONS | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN MAX | MIN | MAX |  |
| ${ }_{\text {tpd }}{ }^{\text {l }}$ |  | A or B | B or A | 0.24 |  | 0.15 | ns |
| tpZH | BIASV = GND | $\overline{\mathrm{OE}}$ | A or B | 5.2 | 1.5 | 4.8 | ns |
| tPZL | BIASV $=3 \mathrm{~V}$ |  |  | 5.2 | 1.5 | 4.8 |  |
| tPHZ | BIASV = GND | $\overline{O E}$ | A or B | 4.9 | 1.5 | 5.3 | ns |
| tplZ | BIASV $=3 \mathrm{~V}$ |  |  | 4.9 | 1.5 | 5.3 |  |

II The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## PARAMETER MEASUREMENT INFORMATION



| TEST | $\mathrm{V}_{\text {cc }}$ | S1 | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{1}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tpd }}$ (s) | $\begin{gathered} 5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ 4 \mathrm{~V} \end{gathered}$ | Open Open | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND <br> $V_{C C}$ or GND | $\begin{aligned} & 50 \mathrm{pF} \\ & 50 \mathrm{pF} \end{aligned}$ |  |
| tPLZ/tPZL | $\begin{gathered} 5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ 4 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 7 \mathrm{~V} \\ & 7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 50 \mathrm{pF} \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 0.3 \mathrm{~V} \\ & 0.3 \mathrm{~V} \end{aligned}$ |
| tPHz/tPZH | $\begin{gathered} 5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ 4 \mathrm{~V} \end{gathered}$ | Open <br> Open | $\begin{aligned} & 500 \Omega \\ & 500 \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{CC}} \\ & \mathrm{v}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{pF} \\ & 50 \mathrm{nF} \end{aligned}$ | $\begin{aligned} & 0.3 \mathrm{~V} \\ & 0.3 \mathrm{~V} \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\quad t P L Z$ and $t P H Z$ are the same as $t_{d i s}$.
F. tpZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d(s) . ~ T h e ~ t p d ~ p r o p a g a t i o n ~ d e l a y ~ i s ~ t h e ~ c a l c u l a t e d ~ R C ~ t i m e ~ c o n s t a n t ~ o f ~ t h e ~ t y p i c a l ~ O N-s t a t e ~}^{\text {a }}$ resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Test Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { e Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBT6845CDBQR | ACTIVE | $\begin{aligned} & \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 20 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| SN74CBT6845CDBQRE4 | ACTIVE | $\begin{aligned} & \hline \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 20 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN74CBT6845CDBQRG4 | ACTIVE | $\begin{aligned} & \hline \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 20 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN74CBT6845CDBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDBRG4 | ACTIVE | SSOP | DB | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDGVRE4 | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDGVRG4 | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDWE4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDWG4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CDWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPWE4 | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPWG4 | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CPWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT6845CRGYR | ACTIVE | QFN | RGY | 20 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN74CBT6845CRGYRG4 | ACTIVE | QFN | RGY | 20 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBT6845CDBQR | SSOP/ <br> QSOP | DBQ | 20 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74CBT6845CDBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74CBT6845CDGVR | TVSOP | DGV | 20 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74CBT6845CDWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.0 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74CBT6845CPWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74CBT6845CRGYR | QFN | RGY | 20 | 1000 | 180.0 | 12.4 | 3.8 | 4.8 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBT6845CDBQR | SSOP/QSOP | DBQ | 20 | 2500 | 346.0 | 346.0 | 33.0 |
| SN74CBT6845CDBR | SSOP | DB | 20 | 2000 | 346.0 | 346.0 | 33.0 |
| SN74CBT6845CDGVR | TVSOP | DGV | 20 | 2000 | 346.0 | 346.0 | 29.0 |
| SN74CBT6845CDWR | SOIC | DW | 20 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74CBT6845CPWR | TSSOP | PW | 20 | 2000 | 346.0 | 346.0 | 33.0 |
| SN74CBT6845CRGYR | QFN | RGY | 20 | 1000 | 190.5 | 212.7 | 31.8 |



| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150


| PIMS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

DBQ (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$ per side.
D. Falls within JEDEC MO-137 variation AD.

DW (R-PDSO-G2O)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance
Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
F. Package complies to JEDEC MO-241 variation BC.

THERMAL PAD MECHANICAL DATA<br>RGY (R-PQFP-N2O)

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View

NOTE: All linear dimensions are in millimeters

## RGY (R-PQFP-N2O)



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC -7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated

