OCTOBER 1976 - REVISED MARCH 1988

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

ТҮРЕ	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
<b>'166</b>	35 MHz	360 mW
'I S166A	35 MHz	100 mW

#### description

The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.


These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

FUNCTION TABL
---------------


· · · · ·		18	PUTS			INTE	RNAL	
	SHIFT/	CLOCK	СТОСК	SERIAL	PARALLEL		PUTS	OUTPUT Q <sub>H</sub>
-	LOAD	INHIBIT	02000	oenine.	АН	QA	α <sub>B</sub>	-H
L	×	x	х	х	×	L	L	L
н	x	L	L	x	x	Q <sub>A0</sub>	Q <sub>B0</sub>	QHO
н	L	Ł	t	×	ah	а	b	h
н	н	L	t	н	x	н	۵ <sub>An</sub>	QGn
н	н	L	t	L	х	L	QAn	QGn
н	x	н	t	x	х	Q <sub>A0</sub>	0 <sub>80</sub>	α <sub>н0</sub>

SN54166, SN54LS166A J OR W PACKAGE	
SN74166 N PACKAGE	
SN74LS166A D OR N PACKAGE	
(TOP VIEW)	

SER Ц1	$\bigcirc$ 16	P*UU
A [] 2	15	SH/LD
в 🛛 з	14	□н
c∏₄	13	□он
D 🗌 5	12	□G
	11	∏ F
CLK 🔲 7	10	Дε
	9	



logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




typical clear, shift, load, inhibit, and shift sequences

I L H L SERIAL SHIFT I -2 I **TTL Devices** Ē н I Ī I I \_ ÷ \_ SERIAL SHIFT т 60 c o ò SERIAL INPUT SHIFT/LOAD ۲ ш ц. CLOCK INHIBIT CLEAR оитрит о<sub>н</sub> PARALLEL INPUTS




CLEAR





and an and an and

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



### SN54166, SN74166 PARALLEL·LOAD 8-BIT SHIFT REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .				• •	 	• •		•				7 V
Input voltage				•	 							5.5 V
Operating free-air temperature range:	SN54166	(see No	te 2) .		 			•		-55°	°C to	125°C
	SN74166				 	. •		•	• •	. (	)°C to	ა 70°C
Storage temperature range				•••	 			•	-	-65°	°C to	150°C
recommended operating conditions												

	5	s					
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μA
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns
Mode-control setup time, t <sub>su</sub>	30			30			ns
Data setup time, t <sub>su</sub> (see Figure 1)	20			20			ns
Hold time at any input, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA (see Note 2)	55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS <sup>†</sup>	) s	SN5416	6	s			
	PARAMETER	TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
VIĶ	Input clamp voltage	$V_{CC} = MIN, I_I = -12 \text{ mA}$	1		-1.5			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = -800 \mu A$	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OL} = 16 mA$		0.2	0.4		0.2	0.4	v
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			- 1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	1		40			40	μA
μL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-20		-57	-18		-57	mA
ICC	Supply current	V <sub>CC</sub> = MAX, See Note 3		90	127		90	127	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$Not more than one output should be shorted at a time.

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. An SN54166 in the W package operating at free-air temperatures above  $113^{\circ}$ C<sup>-</sup>requires a heat-sink that provides a thermal resistance from case to free air, R<sub>0CA</sub>, of not more than  $48^{\circ}$ C/W.
- 3. With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to the clock.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
max	Maximum clock frequency		25	35		MHz
PHL	Propagation delay time, high-to- low-level output from clear	0 15 - F - <b>10</b> - <b>10</b> ()		23	35	ns
PHL	Propagation delay time, high-to- low-level output from clock	CL = 15 pF, RL = 400 քչ, See Figure 1		20	30	ns
	Propagation delay time, low-to- high-level output from clock			17	26	ns



TTL Devices

2-533

## SN54LS166A, SN74LS166A **PARALLEL·LOAD 8-BIT SHIFT REGISTERS**

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7V
Input voltage	7V
Operating free-air temperature range: SN54LS166A	
SN74LS166A	
Storage temperature range	5°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SN54LS166A			SN54LS166A SN74LS166A			
	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
Supply voltage	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage	2			2			V
Low-level input voltage			0.7			0.8	1 v
High-level output current			- 0.4			- 0.4	mA
Low-level output current			4			8	mA
Clock frequency	0		25	0		25	MHz
Width of clear pulse (See Figure 1)	20			20			ns
Width of clock pulse (See Figure 1)	25			25			1
Mode-control setup time	30			30			ns
Data setup time (See Figure 1)	20		1	20			ns
Hold time at any input (See Figure 1 and Note 4)	0			0			ns
Operating free air temperature	- 55		125	0	, <u> </u>	70	°c
	High-level input voltage   Low-level input voltage   High-level output current   Low-level output current   Clock frequency   Width of clear pulse (See Figure 1)   Width of clock pulse (See Figure 1)   Mode-control setup time   Data setup time (See Figure 1)   Hold time at any input (See Figure 1 and Note 4)	MINSupply voltage4.5High-level input voltage2Low-level input voltage2High-level output current2Low-level output current2Clock frequency0Width of clear pulse (See Figure 1)20Width of clock pulse (See Figure 1)25Mode-control setup time30Data setup time (See Figure 1)20Hold time at any input (See Figure 1 and Note 4)0	MINTYPSupply voltage4.55High-level input voltage2Low-level input voltage2High-level output current	MINTYPMAXSupply voltage4.555.5High-level input voltage22Low-level input voltage-0.7High-level output currentLow-level output current-4Clock frequency025Width of clear pulse (See Figure 1)20Width of clock pulse (See Figure 1)25Mode-control setup time30Data setup time (See Figure 1)20Hold time at any input (See Figure 1 and Note 4)0	MINTYPMAXMINSupply voltage4.555.54.75High-level input voltage222Low-level input voltage0.7High-level output current0.7Low-level output current0.4Clock frequency0250Width of clear pulse (See Figure 1)2020Width of clock pulse (See Figure 1)2525Mode-control setup time3030Data setup time (See Figure 1 and Note 4)00	MINTYPMAXMINTYPSupply voltage4.555.54.755High-level input voltage2222Low-level input voltage0.40.40.4Low-level output current0.40.40.4Low-level output current0.40.40.4Clock frequency0250Width of clear pulse (See Figure 1)2020Width of clock pulse (See Figure 1)2525Mode-control setup time3030Data setup time (See Figure 1)2020Hold time at any input (See Figure 1 and Note 4)00	MIN   TYP   MAX   MIN   TYP   MAX     Supply voltage   4.5   5   5.5   4.75   5   5.25     High-level input voltage   2   2   2   2   2   0.8     Low-level input voltage   -0.4   -0.4   -0.4   -0.4   -0.4     Low-level output current   -0.4   4   8   8   25   0   25     Width of clear pulse (See Figure 1)   20   20   20   25   26   26   26   26   26   26   26   26   27   26   26   26   26   27   26   26   26   26   27   26   26   26   26   26   26   26   26   26   26   26   26   26   26 </td

NOTE 4: The hold time limit of 0 ns applies only if the rise time is less than or equal to 10 ns.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	et	SN	SN	66A				
			MIN	TYP‡	MAX	MIN	түр‡	MAX	
VIK	V <sub>CC</sub> = MIN, I <sub>I</sub> = − 18 mA				- 1.5			- 1.5	V
∨он	$V_{CC} = MIN, V_{IH} = 2 V, V_I$ $I_{OH} = -0.4 \text{ mA}$	L = MAX,	2.5	3.4		2.7	3.4		V
N.S.	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>O</sub>	L = 4 mA		0.25	0.4		0.25	0.4	
VOL	VIL = MAX	L≈8mA					0.35	0.5	- ×
4	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V				0.1			0.1	mA
ЧН	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μΑ
ΊL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	<u> </u>			- 0.4			- 0.4	mA
IOSS	V <sub>CC</sub> = MAX		- 20		- 100	- 20		- 100	mA
Icc	V <sub>CC</sub> = MAX, See Note 5			20	32		20	32	mA

tFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 1  $\pm$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

\$Not more than one output should be shorted at a time, and duration for short-circuit should not exceed one second.


NOTE 5: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded, ICC is measured after a momentary ground, than 4.5 V, is applied to clock.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub> Maximum clock frequency		25	35		MHz
Propagation delay time, high-to- <sup>t</sup> PHL low-level output from clear		-	19	30	ns
<sup>t</sup> PHL Propagation delay time, high-to- low-level output from clock	$C_L = 15 \text{ pF}, \text{ R}_L = 2 \text{ k}\Omega,$ See Figure 1	7	14	25	ns
Propagation delay time, low-to- <sup>t</sup> PLH high-level output from clock		5	11	20	ns



Ŷ




LOAD FOR OUTPUT UNDER TEST

#### PARAMETER MEASUREMENT INFORMATION

TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)		
н	0 V	Q <sub>H</sub> at t <sub>n+1</sub>		
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n+8</sub>		



NOTE: A. All pulse generators have the following characteristics:  $Z_{out} \approx 50\Omega$ ; for '166,  $t_r \leq 7$  ns and  $t_f \leq 7$  ns; for 'LS166A,  $t_r \leq 15$  ns and  $t_f \leq 6$  ns.

- B. The clock pulse has the following characteristics:  $t_{w(clock)} \le 20$  ns and PRR = 1 MHz. The clear pulse has the following characteristics:  $t_{w(clear)} \le 20$  ns and  $t_{hold}$  = 0 ns. When testing  $f_{max}$ , vary the clock PRR.
- C. CL includes probe and jig capacitance.
- D. All diodes are 1N3064, 1N916, or equivalent.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times (tPLH and tPHL) are measured at tn + 1. Proper shifting of data is verified at tn + 8 with a functional test.
- G.  $t_n = bit$  time before clocking transition
  - $t_{n+1}$  = bit time after one clocking transition
  - $t_{n+8} = bit$  time after eight clocking transitions
- H. For '166  $V_{ref}$  = 1.5 V; for 'LS166A  $V_{ref}$  = 1.3 V.

FIGURE 1

2



TEXAS INSTRUMENTS www.ti.com

18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9558301QEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
5962-9558301QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
8001701EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
8001701EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
8001701FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
8001701FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30609B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/30609BEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
JM38510/30609BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54166J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN54166J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN74166N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74166N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74166N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74166N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS166AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS166AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS166AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
				4.0		TOD	0 11 71	0
SN74LS166AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LS166ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS166ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS166ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54166J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54166W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS166AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS166AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS166AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



# PACKAGE OPTION ADDENDUM

18-Jul-2006

to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



MLCC006B - OCTOBER 1996

### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated