
SCES656C-FEBRUARY 2006-REVISED APRIL 2007

FEATURES

- Choice of Three Phase Comparators
 - Exclusive OR
 - Edge-Triggered J-K Flip-Flop
 - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Optimized Power-Supply Voltage Range From 3 V to 5.5 V
- Wide Operating Temperature Range . . . –40°C to 125°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17

- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7.

The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques.

ORDERING INFORMATION(1)

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOP – NS	Tube of 50	ube of 50 SN74LV4046ANS	
	30P - N3	Reel of 2000	SN74LV4046ANSR	74LV4046A
	SOIC – D		SN74LV4046AD	LV4046A
-40°C to 125°C	SOIC - D	Reel of 2500	SN74LV4046ADR	LV4040A
	TSSOP – PW	Tube of 90	SN74LV4046APW	LW046A
	1330P – PW	Reel of 2000	SN74LV4046APWR	LVVU46A
	TVSOP - DGV	Reel of 2000	SN74LV4046ADGVR	LW046A

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCP _{OUT}	Phase comparator pulse output
2	PC1 _{OUT}	Phase comparator 1 output
3	COMPIN	Comparator input
4	VCO _{OUT}	VCO output
5	INH	Inhibit input
6	C1 _A	Capacitor C1 connection A
7	C1 _B	Capacitor C1 connection B
8	GND	Ground (0 V)
9	VCOIN	VCO input
10	DEM _{OUT}	Demodulator output
11	R ₁	Resistor R1 connection
12	R ₂	Resistor R2 connection
13	PC2 _{OUT}	Phase comparator 2 output
14	SIG _{IN}	Signal input
15	PC3 _{OUT}	Phase comparator 3 output
16	V _{CC}	Positive supply voltage

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	DC supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output curent	$V_O = 0$ to V_{CC}		±35	mA
I _{CC}	DC V _{CC} or ground current			±70	mA
		D package		73	
0	Deckage thermal impedance (2)	DGV package		120	°C/W
θ_{JA}	Package thermal impedance ⁽²⁾	NS package		64	-C/VV
		PW package		108	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

		1		
	PARAMETER	MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	125	°C
V_{CC}	Supply voltage	3	5.5	V
V_I, V_O	DC input or output voltage	0	V_{CC}	V

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO


SCES656C-FEBRUARY 2006-REVISED APRIL 2007

Electrical Specifications

	PARAMET	ER			TEST CONDITIONS		MIN	TYP N	ΙΑΧ	UNIT
	TAKAMET			V _I (V)	I _O (mA)	V _{CC} (V)			IIAA	
vco							1			i
V_{IH}	High-level input voltage	INH				3 to 3.6	$V_{CC} \times 0.7$			V
						4.5 to 5.5	$V_{CC} \times 0.7$		2.0	
V_{IL}	Low-level input voltage	INH				3 to 5.5		V _{CC} ×		V
						4.5 to 5.5	\/ O.4	V _{CC} ×	(0.3	
\	High-level	V/CO	CMOS	\/ a=\/	-0.05	3 to 3.6	V _{CC} - 0.1			,
V_{OH}	output voltage	VCO _{OUT}	TTL	V _{IL} or V _{IH}	-12	4.5 to 5.5 4.5 to 5.5	$V_{CC} - 0.1$			V
			IIL		-12	3 to 3.6	3.0		0.1	
		VCO _{OUT}	CMOS		0.05	4.5 to 5.5			0.1	
V_{OL}	Low-level	VOO001	TTL	V _{IL} or V _{IH}	12	4.5 to 5.5			0.55	V
OL	output voltage	C1A, C1B	1		12	4.5 to 5.5			0.65	
I _I	Input leakage current	INH, VCO		V _{CC} or GND		5.5			±1	μΑ
1	R1 range ⁽¹⁾	1,	IIN	100 31 0113		3 to 5.5	3		50	kΩ
	R2 range ⁽¹⁾					3 to 5.5	3		50	kΩ
						3 to 3.6	40			
	C1 capacitance range					4.5 to 5.5	40	No L	_imit	pF
	Operating voltage			Over the range	specified	3 to 3.6	1.1		1.9	
	range			for R1 for lin		4.5 to 5.5	1.1		3.2	V
Phase	Comparator		I							
V_{IH}	DC-coupled high-level		SIG _{IN} ,			3 to 3.6	$V_{CC} \times 0.7$			
	input voltage		COMPIN			4.5 to 5.5	$V_{CC} \times 0.7$.,		
V_{IL}	DC-coupled low-level inp	out voltage	SIG _{IN} , COMP _{IN}			3 to 3.6		V _{CC} ×		V
			COMPIN		0.05	4.5 to 5.5	V 0.4	V _{CC} ×	(0.3	
\	High-level	PCP _{OUT} ,	CMOS	\/ a=\/	-0.05	3 to 5.5	V _{CC} - 0.1			,
V_{OH}	output voltage	PCN _{OUT}	TTI	V _{IL} or V _{IH}	-6 40	3 to 3.6	2.48			V
			TTL		-12	4.5 to 5.5 3 to 3.6	3.8		0.1	
	Low-level	PCP _{OUT} ,	CMOS		0.02	4.5 to 5.5			0.1	,
V_{OL}	output voltage	PCN _{OUT}		V _{IL} or V _{IH}	4					V
			TTL		4	4.5 to 5.5			0.4	i
I _I	Input leakage current		SIG _{IN} , COMP _{IN}	V _{CC} or GND		3 to 3.6			±11	μΑ
	2 state off state summent			\/ a=\/		4.5 to 5.5			±29	
I _{OZ}	3-state off-state current		PC2 _{OUT}	V _{IL} or V _{IH}		3 to 5.5		900	±5	μΑ
R_I	Input resistance	SIG _{IN} , COMP _{IN}		V _I at self-bias point, V _I =		4.5		800 250		kΩ
Demo	dulator									
_			$R_S > 300 \text{ k}\Omega$		3 to 3.6	50		300		
R _S	Resistor range			current can i		4.5 to 5.5	50		300	kΩ
				$V_I = V_{VCOIN}$	= V _{CC/2} ,	3 to 3.6		±30		
V_{OFF}	Offset voltage VCO _{IN} to	V_{DEM}		Values taken range		4.5 to 5.5		±20		mV
I _{CC}	Quiescent device curren	t		Pins 3, 5, and Pin 9 at GND, and 14 to be	14 at V _{CC} , I _I at pins 3	5.5			50	μА

⁽¹⁾ The value for R1 and R2 in parallel should exceed 2.7 k Ω . (2) The maximum operating voltage can be as high as $V_{CC} - 0.9 \text{ V}$; however, this may result in an increased offset voltage.

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO





Switching Specifications

 $C_L = 50 \text{ pF}$, Input t_r , $t_f = 6 \text{ ns}$


	PARAMETER		TEST CONDITIONS	V _{CC} (V)	MIN TYP	MAX	UNIT	
Phase Comp	parator							
	Propagation delay	SIG _{IN} , COMP _{IN} to		3 to 3.6		135	no	
t _{PLH} , t _{PHL}	Propagation delay	PC1 _{OUT}		4.5 to 5.5		50	ns	
+ +	Propagation delay	SIGIN, COMP _{IN} to		3 to 3.6		300	ns	
t _{PLH} , t _{PHL}	Propagation delay	PCP _{OUT}		4.5 to 5.5		60	115	
t t	Propagation dolar	SIG _{IN} , COMP _{IN} to		3 to 3.6		200	ne	
t _{PLH} , t _{PHL}	Propagation delay	PC3 _{OUT}		4.5 to 5.5		50	ns	
	Output transition time			3 to 3.6		75	ns	
t _{THL} , t _{TLH}	Output transition time			4.5 to 5.5		15	115	
t t	3-state output enable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		270	ns	
t _{PZH} , t _{PZL}	5-state output enable time	PC2 _{OUT}		4.5 to 5.5		54	113	
+ +	3-state output disable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		320	ns	
t _{PHZ} , t _{PLZ}	3-state output disable time	PC2OUT		4.5 to 5.5		65	115	
AC-coupled input sensitivi		(P-P) at SIG _{IN} or	$V_{I(P-P)}$	3 to 3.6	11		mV	
	Ac-coupled input sensitivity	COMP _{IN}	▼I(P-P)	4.5 to 5.5	15		111 V	
VCO								
			$V_I = VCO_{IN} = 1/2 V_{CC}$	3 to 3.6	0.11			
$\Delta f/\Delta T$	Frequency stability with temper	emperature change	$R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$ $C_1 = 100 \text{ pF}$	4.5 to 5.5	0.11		%/°C	
			$C_1 = 50 \text{ pF},$	3 to 3.6	24			
			$R_1 = 3.5 \text{ k}\Omega,$ $R_2 = \infty$	4.5 to 5.5	24			
f_{MAX}	Maximum frequency		requency	$C_1 = 0 \text{ pF},$	3 to 3.6	38		MHz
			$R_1 = 9.1 \text{ k}\Omega$				-	
			R2 = ∞	4.5 to 5.5	38			
			$C_1 = 40 \text{ pF},$ $R_1 = 3 \text{ k}\Omega,$	3 to 3.6	7 10			
	Center frequency (duty 50%)		$R_2 = \infty$,	4.5 to 5.5	12 17		MHz	
			$VCO_{IN} = V_{CC}/2$	4.5 ⁽¹⁾	15 ⁽¹⁾	17.5 ⁽¹⁾		
ΔfVCO	Fraguency linearity		$C_1 = 100 \text{ pF},$ $R_1 = 100 \text{ k}\Omega,$	3 to 3.6	0.4		%	
ΔfVCO Frequency linearity			$R_1 = 100 \text{ K}2,$ $R_2 = \infty$	4.5 to 5.5	0.4		76	
		$C_1 = 1 \text{ nF},$	3 to 3.6	400				
Offset frequency			$R_2 = 220 \text{ k}\Omega$	4.5 to 5.5	400		kHz	
Demodulato	r		1				I .	
			$C_1 = 100 \text{ pF},$	3	8			
V _{OUT} vs f _{IN}		$C_2 = 100 \text{ pF},$ $R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$	4.5	330		mV/kHz		
			$R_3 = 100 \text{ k}\Omega$					

⁽¹⁾ Data is specified at 25°C



APPLICATION INFORMATION

AVERAGE OUTPUT VOLTAGE






Figure 3. Typical Waveforms for PLL Using Phase Comparator 1, Loop Locked at fo

AVERAGE OUTPUT VOLTAGE




Figure 2. Phase Comparator 2: $V_{\text{DEMOUT}} = V_{\text{PC2OUT}} = (V_{\text{CC}}/4) \text{ (SIG}_{\text{IN}} - \text{COMP}_{\text{IN}}); \\ \text{DEMOUT} = (\text{SIG}_{\text{IN}} - \text{COMP}_{\text{IN}})$




Figure 4. Typical Waveforms for PLL Using Phase Comparator 2, Loop Locked at fo

AVERAGE OUTPUT VOLTAGE VS INPUT PHASE DIFFERENCE




Figure 5. Phase Comparator 3: $V_{\text{DEMOUT}} = V_{\text{PC3OUT}} = (V_{\text{CC}}/2\pi) \text{ (SIG}_{\text{IN}} - \text{COMP}_{\text{IN}}); \\ \text{DEMOUT} = (\text{SIG}_{\text{IN}} - \text{COMP}_{\text{IN}})$





Figure 6. Typical Waveforms for PLL Using Phase Comparator 3, Loop Locked at fo



APPLICATION INFORMATION (continued)






Figure 7. Input-to-Output Propagation Delays and Output Transition Times

Figure 8. 3-State Enable and Disable Times for PC2_{OUT}

$C_{PD}^{(1)}$

CHIP SECTION	C _{PD}	UNIT
Comparator 1	120	, F
VCO	120	pF

 $\begin{array}{ll} \text{(1)} & \text{R1 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R2 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R1 + R2 parallel value} > 2.7 \text{ k}\Omega \\ & \text{C1 > 40 pF} \end{array}$







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV4046AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4046ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4046ANS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANSG4	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

25-Sep-2007

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4046ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4046ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4046ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4046APWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4046ADGVR	TVSOP	DGV	16	2000	346.0	346.0	29.0
SN74LV4046ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV4046ANSR	SO	NS	16	2000	346.0	346.0	33.0
SN74LV4046APWR	TSSOP	PW	16	2000	346.0	346.0	29.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated