

SCAS286P-JANUARY 1993-REVISED APRIL 2005

FEATURES

1A

1B

1Y

2A


2B

GND

2Y [

- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 3.8 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C

- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The LVC32A devices perform the Boolean function Y = A + B or $Y = \overline{A \bullet B}$ in positive logic.

ORDERING	INFORMATION

T _A	PA	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC32ARGYR	LC32A
		Tube of 50	SN74LVC32AD	
	SOIC – D	Reel of 2500	SN74LVC32ADR	LVC32A
		Reel of 250	SN74LVC32ADT	
40%C to 125%C	SOP – NS	Reel of 2000	SN74LVC32ANSR	LVC32A
–40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC32ADBR	LC32A
		Tube of 90	SN74LVC32APW	
	TSSOP – PW	Reel of 2000	SN74LVC32APWR	LC32A
		Reel of 250	SN74LVC32APWT	
	CDIP – J	Tube of 25	SNJ54LVC32AJ	SNJ54LVC32AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC32AW	SNJ54LVC32AW
	LCCC – FK	Tube of 55	SNJ54LVC32AFK	SNJ54LVC32AFK

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1)www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286P-JANUARY 1993-REVISED APRIL 2005

TEXAS INSTRUMENTS www.ti.com

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

FUNCTION TABLE (EACH GATE)

INPU	JTS	OUTPUT
Α	В	Y
Н	Х	Н
Х	Н	Н
L	L	L

LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾	-0.5	$V_{CC} + 0.5$	V	
I _{IK}	Input clamp current V _I < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current		±50	mA	
	Continuous current through V_{CC} or GND			±100	mA
		D package ⁽⁴⁾		86	
		DB package ⁽⁴⁾		96	
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾		76	°C/W
		PW package ⁽⁴⁾		113	
		RGY package ⁽⁵⁾		47	
T _{stg}	Storage temperature range		-65	150	°C
P _{tot}	Power dissipation	$T_A = -40^{\circ}C$ to $125^{\circ}C^{(6)(7)}$		500	mW

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

(6) For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K.

(7) For the DB, DGV, NS, and PW packages: above 60°C, the value of P_{tot} derates linearly with 5.5 mW/K.

SCAS286P-JANUARY 1993-REVISED APRIL 2005

Recommended Operating Conditions⁽¹⁾

			SN54L\	/C32A		
			–55 TO	–55 TO 125°C		
			MIN	MAX	I.	
V	Supply voltage	Operating	2	3.6	V	
V _{CC}		Data retention only	1.5		v	
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V_{CC}	V	
1		V _{CC} = 2.7 V		-12	0	
I _{OH}	High-level output current	$V_{CC} = 3 V$		-24	mA	
		V _{CC} = 2.7 V		12		
I _{OL}	Low-level output current	$V_{CC} = 3 V$		24	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate			7	ns/V	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

					SN74L	VC32A				
			T _A = 2	25°C	–40 TC) 85°C	–40 TO 125°C		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
V	Supply voltage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V	
V _{CC}	Supply vollage	Data retention only	1.5		1.5		1.5		v	
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$			
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		1.7		1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2		2		2			
	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		
V _{IL}		V_{CC} = 2.3 V to 2.7 V		0.7		0.7		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		0.8		
VI	Input voltage		0	5.5	0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		-4		-4		
	High-level output	V _{CC} = 2.3 V		-8		-8		-8	mA	
I _{OH}	current	$V_{CC} = 2.7 V$		-12		-12		-12	ША	
		$V_{CC} = 3 V$		-24		-24		-24		
		V _{CC} = 1.65 V		4		4		4		
	Low-level output	V _{CC} = 2.3 V		8		8		8	mA	
I _{OL}	current	V _{CC} = 2.7 V		12		12		12	IIIA	
		V _{CC} = 3 V		24		24		24	-	
$\Delta t/\Delta v$	Input transition rise	e or fall rate		7		7		7	ns/V	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286P-JANUARY 1993-REVISED APRIL 2005

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

			SN54LVC32A	
PARAMETER	TEST CONDITIONS	V _{cc}	–55 TO 125°C	UNIT
			MIN MAX	
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} – 0.2	
V	1 – 12 mA	2.7 V	2.2	V
V _{OH}	$I_{OH} = -12 \text{ mA}$	3 V	2.4	v
	$I_{OH} = -24 \text{ mA}$	3 V	2.2	
	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2	
V _{OL}	I _{OL} = 12 mA	2.7 V	0.4	V
	I _{OL} = 24 mA	3 V	0.55	
l _l	$V_{I} = 5.5 \text{ V or GND}$	3.6 V	±5	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V	10	μA
ΔI_{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	500	μA

TEXAS

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

			SN74LVC32A							
PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C			-40 TO 8	35°C	-40 TO 1	25°C	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	I _{OH} = −100 μA	1.65 V to 3.6 V	$V_{CC} - 0.2$			V _{CC} - 0.2		V _{CC} – 0.3		
	I _{OH} = -4 mA	1.65 V	1.29			1.2		1.05		
M	I _{OH} = -8 mA	2.3 V	1.9			1.7		1.55		V
V _{OH}	1 10 m 4	2.7 V	2.2			2.2		2.05		v
	I _{OH} = -12 mA	3 V	2.4			2.4		2.25		
	I _{OH} = -24 mA	3 V	2.3			2.2		2		
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.1		0.2		0.3	
	I _{OL} = 4 mA	1.65 V			0.24		0.45		0.6	
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3		0.7		0.85	V
	I _{OL} = 12 mA	2.7 V			0.4		0.4		0.6	
	I _{OL} = 24 mA	3 V			0.55		0.55		0.8	
I _I	$V_{I} = 5.5 \text{ V or GND}$	3.6 V			±1		±5		±20	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V		1			10		40	μA
ΔI_{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500		500		5000	μA
C _i	$V_{I} = V_{CC}$ or GND	3.3 V		5						pF

Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54LV	/C32A	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	–55 TO 125°C		UNIT	
		((001101)		MIN	MAX	
	+	A or B	×	2.7 V		4.4	20
	۲pd		T	$3.3 \text{ V} \pm 0.3 \text{ V}$	1	3.8	ns

SCAS286P-JANUARY 1993-REVISED APRIL 2005

Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN74LVC32A							
PARAMETER	FROM (INPUT)		V _{cc}	T _A = 25°C			–40 TO 85°C		-40 TO	125°C	UNIT
	((001101)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		A or B Y	1.8 V ± 0.15 V	1	4.2	8.2	1	8.7	1	10.2	
	A or B		2.5 V ± 0.2 V	1	2.6	4.9	1	5.4	1	6.9	~~
t _{pd}	AUB	T	2.7 V	1	3	4.2	1	4.4	1	5.5	ns
		3.3 V ± 0.3 V	1	2.5	3.6	1	3.8	1	5		
t _{sk(o)}			3.3 V ± 0.3 V					1		1.5	ns


Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	Vcc	ТҮР	UNIT
			1.8 V	7.5	pF
C _{pd}	Power dissipation capacitance per gate	f = 10 MHz	2.5 V	10.6	
			3.3 V	12.5	

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286P-JANUARY 1993-REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

Texas

ISTRUMENTS www.ti.com

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

20-Mar-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finisł	MSL Peak Temp ⁽³⁾
5962-9761801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9761801QCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9761801QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN74LVC32AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LVC32ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74LVC32APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVC32APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32AQDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVC32ARGYRG4	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SNJ54LVC32AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LVC32AJ	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LVC32AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC32ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LVC32ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC32ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC32APWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
SN74LVC32ARGYR	QFN	RGY	14	1000	180.0	12.4	3.85	3.85	1.35	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC32ADBR	SSOP	DB	14	2000	346.0	346.0	33.0
SN74LVC32ADR	SOIC	D	14	2500	346.0	346.0	33.0
SN74LVC32ANSR	SO	NS	14	2000	346.0	346.0	33.0
SN74LVC32APWR	TSSOP	PW	14	2000	346.0	346.0	29.0
SN74LVC32ARGYR	QFN	RGY	14	1000	190.5	212.7	31.8

MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.



MECHANICAL DATA



È Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BA.





THERMAL PAD MECHANICAL DATA


RGY (S-PQFP-N14)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated