

FlatLink™ RECEIVER

FEATURES

- 4:28 Data Channel Expansion at up to 238 Mbytes/s Throughput
- Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
- Four Data Channels and Clock Low-Voltage Differential Channels In and 28 Data and Clock Low-Voltage TTL Channels Out
- Operates From a Single 3.3-V Supply With 250 mW (Typ)
- 5-V Tolerant $\overline{\text{SHTDN}}$ Input
- Falling Clock-Edge-Triggered Outputs
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range . . . 31 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Improved Replacement for the National™ DS90C582

DESCRIPTION

The SN75LVDS82 FlatLink™ receiver contains four serial-in, 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit.

These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, over five balanced-pair conductors, and expansion to 28 bits of single-ended low-voltage TTL (LVTTTL) synchronous data at a lower transfer rate. The SN75LVDS82 can also be used with the SN75LVDS84 or SN75LVDS85 for 21-bit transfers.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times (7×) the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit-wide LVTTTL parallel bus at the CLKIN rate. A phase-locked loop (PLL) clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN75LVDS82 presents valid data on the falling edge of the output clock (CLKOUT).

DGG PACKAGE
(TOP VIEW)

D22	1	56	V _{CC}
D23	2	55	D21
D24	3	54	D20
GND	4	53	D19
D25	5	52	GND
D26	6	51	D18
D27	7	50	D17
LVDSGND	8	49	D16
A0M	9	48	V _{CC}
A0P	10	47	D15
A1M	11	46	D14
A1P	12	45	D13
LVDSV _{CC}	13	44	GND
LVDSGND	14	43	D12
A2M	15	42	D11
A2P	16	41	D10
CLKINM	17	40	V _{CC}
CLKINP	18	39	D9
A3M	19	38	D8
A3P	20	37	D7
LVDSGND	21	36	GND
PLL _{GND}	22	35	D6
PLL _{V_{CC}}	23	34	D5
PLL _{GND}	24	33	D4
$\overline{\text{SHTDN}}$	25	32	D3
CLKOUT	26	31	V _{CC}
D0	27	30	D2
GND	28	29	D1




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

The SN75LVDS82 requires only five line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low-level on SHTDN clears all internal registers to a low level.

The SN75LVDS82 is characterized for operation over ambient air temperatures of 0°C to 70°C.

FUNCTIONAL BLOCK DIAGRAM







Figure 1. SN75LVDS82 Load and Shift Timing Sequences

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		UNIT	
V _{CC}	Supply voltage range ⁽²⁾	–0.5 V to 4 V	
V _O	Output voltage range (Dxx terminals)	–0.5 V to V _{CC} + 0.5 V	
V _I	Input voltage range	Any terminal except $\overline{\text{SHTDN}}$	–0.5 V to V _{CC} + 0.5 V
		$\overline{\text{SHTDN}}$	–0.5 V to 5.5 V
Continuous total power dissipation		See Dissipation Rating Table	
T _A	Operating temperature range	0°C to 70°C	
T _{stg}	Storage temperature range	–65°C to 150°C	
Lead temperature 1,6 mm (1/16 in) from case for 10 s		260°C	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND, unless otherwise noted.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage ($\overline{\text{SHTDN}}$)	2			V
V _{IL}	Low-level input voltage ($\overline{\text{SHTDN}}$)			0.8	V
V _{ID}	Differential input voltage	0.1		0.6	V
V _{IC}	Common-mode input voltage (see Figure 2 and Figure 3)	$\frac{ V_{ID} }{2}$	2.4	$\frac{ V_{ID} }{2}$	V
			V _{CC} – 0.8		
T _A	Operating free-air temperature	0		70	°C

TIMING REQUIREMENTS

		MIN	MAX	UNIT
t _c	Cycle time, input clock ⁽¹⁾	14.7	32.3	ns
t _{su1}	Setup time, input (see Figure 7)	600		ps
t _{h1}	Hold time, input (see Figure 7)	600		ps

- (1) Parameter t_c is defined as the mean duration of a minimum of 32000 clock cycles.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input threshold voltage				100	mV
V _{IT-}	Negative-going differential input threshold voltage ⁽²⁾		-100			mV
V _{OH}	High-level output voltage	I _{OH} = -4 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA			0.4	V
I _{CC}	Quiescent current (average)	Disabled, All inputs open			280	μA
		Enabled, AnP = 1 V, AnM = 1.4 V, t _c = 15.38 ns		60	74	mA
		Enabled, C _L = 8 pF, Grayscale pattern (see Figure 4), t _c = 15.38 ns		74		
		Enabled, C _L = 8 pF, Worst-case pattern (see Figure 5), t _c = 15.38 ns		107		
I _{IH}	High-level input current (SHTDN)	V _{IH} = V _{CC}			±20	μA
I _{IL}	Low-level input current (SHTDN)	V _{IL} = 0			±20	μA
I _{IN}	Input current (LVDS input terminals A and CLKIN)	0 ≤ V _I ≤ 2.4 V			±20	μA
I _{OZ}	High-impedance output current	V _O = 0 or V _{CC}			±10	μA

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) The algebraic convention, in which the less-positive (more-negative) limit is designed minimum, is used in this data sheet for the negative-going input voltage threshold only.

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{su2}	Setup time, D0–D27 valid to CLKOUT↓	C _L = 8 pF, See Figure 6	5			ns
t _{h2}	Hold time, CLKOUT↓ to D0–D27 valid	C _L = 8 pF, See Figure 6	5			ns
t _{RSKM}	Receiver input skew margin ⁽²⁾ (see Figure 7)	t _c = 15.38 ns (± 0.2%), Input clock jitter < 50 ps ⁽³⁾	490			ps
t _d	Delay time, CLKIN↑ to CLKOUT↓ (see Figure 7)	t _c = 15.38 ns (± 0.2%), C _L = 8 pF		3.7		ns
Δt _{c(o)}	Cycle time, change in output clock period ⁽⁴⁾	t _c = 15.38 + 0.75 sin(2π500E3t) ± 0.05 ns, See Figure 8		±80		ps
		t _c = 15.38 + 0.75 sin(2π3E6t) ± 0.05 ns, See Figure 8		±300		
t _{en}	Enable time, SHTDN↑ to Dn valid	See Figure 9		1		ms
t _{dis}	Disable time, SHTDN↓ to off state	See Figure 10		400		ns
t _t	Transition time, output (10% to 90% t _r or t _f)	C _L = 8 pF		3		ns
t _w	Pulse duration, output clock			0.43 t _c		ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) The parameter t_{RSKM} is the timing margin available to the transmitter and interconnection skews and clock jitter. It is defined by t_c/14 – t_{su1}/t_{h1}.

(3) |Input clock jitter| is the magnitude of the change in input clock period.

(4) Δt_{c(o)} is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.

PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions






Figure 3. Common-Mode Input Voltage vs Differential Input Voltage



NOTE A: The 16-grayscale test-pattern tests device power consumption for a typical display pattern.

Figure 4. 16-Grayscale Test-Pattern Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE A: The worst-case test pattern produces the maximum switching frequency for all of the outputs.

Figure 5. Worst-Case Test-Pattern Waveforms





Figure 6. Setup and Hold Time Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



- A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The magnitude of the advance or delay is $t_{(RSKM)}$.




Figure 7. Receiver Input Skew Margin and Delay Timing Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 8. Input Clock Jitter Test




Figure 9. Enable Time Waveforms




Figure 10. Disable Time Waveforms

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY




Figure 11.

ZERO-TO-PEAK OUTPUT JITTER
vs
MODULATION FREQUENCY





Figure 12.


APPLICATION INFORMATION



- A. The five 100-Ω terminating resistors are recommended to be 0603 types.
- B. NA — not applicable, these unused inputs should be left open.

Figure 13. 24-Bit Color Host to 24-Bit LCD Flat Panel Display Application

APPLICATION INFORMATION (continued)



- A. The four 100-Ω terminating resistors are recommended to be 0603 types.
- B. NA — not applicable, these unused inputs should be left open.

Figure 14. 18-Bit Color Host to 24-Bit Color LCD Panel Display Application

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDS82DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS82DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265