查询SP5054供应商



## SP5054 2.6GHz 3-Wire BUS Controlled Synthesiser

DS3048 - 3.4 May 1996

The SP5054 is a single-chip frequency synthesiser designed for satellite TV tuning systems. It is a programming variant of the SP5055, allowing the design of one tuner with either I<sup>2</sup>C bus or 3-wire bus format, depending on which device is inserted. The SP5054, when used with a satellite varactor tuner, forms a complete phase locked loop tuning system.

The circuit consists of a divide-by-16 prescaler with its own preamplifier and a 14/15-bit programmable divider controlled by a serially-loaded data register. Four independently programmable open-collector outputs are included. The device has four modes of operation, selected by the Mode Select input; these modes are summarised in Table1.

The comparison frequencies are obtained by the division of the output of a 4MHz crystal controlled on-chip oscillator. The phase comparator has a charge pump output with an output amplifier stage around which feedback may be applied. Only one external transistor is required for varactor line driving.

### **FEATURES**

- Complete 2.6GHz Single Chip System
- 62·5kHz, 100kHz and 125kHz Step Size
- Low Power Consumption (325mW Typ.)
- Programming Compatible with Toshiba TD6380, TD6381 and TD6382
- Pin Compatible with SP5055 \*
- Low Radiation
- Varactor Drive Amplifier Disable
- Charge Pump Disable
- Single Port 18/19 Bit Serial Data Entry
- Four Controllable Outputs
- ESD Protection †

\* See notes on pin compatibility † Normal ESD handling precautions should be observed

### **APPLICATIONS**

Satellite TV High IF Cable Tuning Systems



Fig. 1 Pin connections - top view

## **ORDERING INFORMATION**

SP5054 KG DPAS (18-lead plastic package) SP5054S KG MPAS (16-lead miniature plastic package)



### **ELECTRICAL CHARACTERISTICS**

 $T_{AMB} = -20^{\circ}$ C to  $+80^{\circ}$ C,  $V_{CC} = +4.5$ V to +5.5V. Frequency standard = 4MHz. All pin connections refer to DP package. These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Oh ava stavistis	Dim	Value			11	O an dition a	
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions	
Supply current Prescaler input voltage Prescaler input voltage	14 15,16	50 100	65	80 400 400	mA mVrms mVrms		
Prescaler input impedance Input capacitance	15,16		50 2		pF		
High level input voltage Low level input voltage High level input current Low level input current Low level input current High level input current Low level input current	4,5,10 4,5,10 4,5,10 5 4,10 3 3	3 0		V <sub>cc</sub> 0·7 1 5 -250 700 -700	V V А 4 А 4 А 4	$\begin{split} V_{IN} &= 5 \cdot 5 V, \ V_{CC} &= 5 \cdot 5 V \\ V_{IN} &= 0 V, \ V_{CC} &= 5 \cdot 5 V \\ V_{IN} &= 0 V, \ V_{CC} &= 5 \cdot 5 V \\ V_{IN} &= 5 \cdot 5 V, \ V_{CC} &= 5 \cdot 5 V \\ V_{IN} &= 0 V, \ V_{CC} &= 5 \cdot 5 V \end{split}$	
Clock inout hysteresis Clock rate Data set up time, $t_2$ Data hold time, $t_3$ Enable set up time, $t_1$ Enable hold time, $t_5$ Clock-to-enable time, $t_4$	5 5 4 4 10 10 10	300 600 300 600 300	0.4	0.2	V MHz ns ns ns ns ns	See Fig. 4 See Fig. 4 See Fig. 4 See Fig. 4 See Fig. 4	
Charge pump output current Charge pump output leakage current Drift due to leakage Charge pump drive output current Charge pump amplifier gain	1 1 18	1	±150 6400	±5 5	μA nA mV/s mA	V pin 1 = $2.0V$ V pin 1 = $2.0V$ At collector of external transistor V pin 18 = $0.7V$ I pin 18 = $100\mu A$	
Oscillator temperature stability Oscillator stability with supply voltage				2 2	ppm/°C ppm/V		
Recommended crystal series resistance Crystal oscillator drive level Crystal oscillator source impedance	2 2	10	40 400	200	mV p-p	Parallel resonant crystal (note 1) Nominal spread $= \pm 15\%$	
Ports and Lock Output Sink current Port leakage current	6-9,11 6-9	10		10	mΑ μΑ	V <sub>OUT</sub> = 0·7V V <sub>OUT</sub> = 13·2V	
Varactor drive amplifier disable Charge pump disable	10 4	-350 -350			μΑ μΑ	V <sub>IN</sub> < 0V V <sub>IN</sub> < 0V	

NOTE 1. The maximum resistance quoted refers to all conditions, including start-up.

# $\begin{array}{l} \textbf{ABSOLUTE MAXIMUM RATINGS} \\ \text{All voltages are referred to } V_{\text{EE}} = 0V \end{array}$

Parameter	Pin		Va	lue	Units	Conditions	
Falameter	SP5054	SP5054S	Min.	Max.	Onits	conditions	
Supply voltage	14	12	<b>−0·3</b>	7	V		
RF input voltage	15,16	13,14		2.5	V р-р		
Port voltage	6-9 6-9	6-9 6-9	-0·3 -0·3	14 6	V V	Port in off state Port in on state	
Prescaler DC offset	15,16	13-14	-0·3	V <sub>CC</sub> +0·3	v		
Loop amplifier DC offset	1,18	1,16	-0.3	$V_{CC}$ +0·3	V		
Crystal oscillator DC offset	2	2	-0.3	$V_{CC}$ +0·3	V		
Data bus inputs	4,5,10	4,5,10	-0.3	$V_{CC}$ +0·3	V	With $V_{CC}$ applied	
Storage temperature			-55	+150	°C		
Junction temperature				+150	°C		
DP18 thermal resistance, chip-to-ambient DP18 thermal resistance, chip-to-case				78 24	°C/W °C/W		
MP16 thermal resistance, chip-to-ambient MP16 thermal resistance, chip-to-case				111 41	°C/W °C/W		
Power consumption at 5.5V				484	mW		



Fig. 2 Typical input impedance



Fig. 3 Block diagram of SP5054

Mode	Mode Select input voltage	Programmable divider bit length	Reference divider ratio	Frequency step size (kHz) *	Maximum operating frequency (GHz) *	
3	0.925V $_{\rm CC}$ to V $_{\rm CC}$	14	512	125	2.0479	
2	$0.675V_{CC}$ to $0.825V_{CC}$	15	512	125	2.5	
1	Open circuit	15	1024	62.5	2.0479	
0	0V to 0.325 $V_{CC}$	15	640	100	2.5	

Table 1 SP5054 modes of operation. \* Frequencies stated apply when using a 4MHz crystal.

#### **FUNCTIONAL DESCRIPTION**

The SP5054 contains all the elements necessary, with the exception of reference crystal, loop filter and external high voltage transistor, to control a voltage controlled local oscillator, so forming a PLL frequency synthesised source.

The system is controlled by a microprocessor via a standard Data, Clock and Enable three-wire data bus.

The data load normally consists of a single word, which contains the frequency and port information, and is only transferred to the internal data shift register during an enable high period.

The clock input is disabled during enable low periods. New data words are only accepted by the internal data buffers from the shift register on a negative transition of the Enable, so giving improved fine tune facility for digital AFC etc.

The data sequence and timing follows the format shown in Fig. 4.

The frequency is set by loading the programmable divider with the required 14/15 bit divisor word. The output of this divider,  $F_{PD}$ , is fed to the phase comparator where it is compared in phase and frequency domain to the internally generated comparison frequency,  $F_{COMP}$ .

 $F_{COMP}$  is obtained by dividing the output of an on-chip crystal controlled oscillator. The crystal frequency used is generally 4MHz, which gives an  $F_{COMP}$  of 3.90625/6.25/

7.8125kHz and, when multiplied back up to the synthesised LO, gives a minimum step size of 62.5/100/125kHz, respectively.

The programmable divider is preceded by an input RF preamplifier and high speed, low radiation prescaler. The preamplifier is arranged to be self oscillating, so giving excellent input sensitivity.

The SP5054 contains an improved lock detect circuit which generates a flag when the loop has attained lock. 'In lock' is indicated by high impedance state.

The SP5054 contains 4 general purpose open collector outputs, ports P1-P4, which are capable of sinking at least 10mA. These outputs are set by the remaining four bits within the normal data word.

### NOTES ON PIN COMPATIBILITY

The SP5054 may be used in SP5055 applications which require 3-wire bus as opposed to  $I^2C$  bus data format. In SP5055 applications where the reference crystal is grounded to pin 3, a small modification is required to ground the crystal as shown in Fig. 5.

Appropriate connections must also be made to the Mode Select input (see Table 1). In Mode 3, The SP5054 is programming compatible with the Toshiba TD6380, in Modes 0 and 2 with the TD6381 and in Mode 1 with the TD6382.



Fig. 4 Data format and timing





Fig. 5 Typical application  $(f_{STEP} = 125 \text{kHz})$ 



Fig. 6 Typical input sensitivity



Fig. 7 SP5054 input/output interface circuits

APPROVED	DATE	ACN	ISSUE	© Mitel	ς, άν, τ' ά ο	
	7APR95	006745	1		Index area Index area Pi Pi 1. The chamfe Iocated wi 2. Controlling 3. Dimension 4. Dimension 5. Dimension total in ex	
		201938	2		Pin 1 Pin 1	
	27FEB9712JUN97	202597	3		dimer lude	
	9DEC97	203706	4		sion.	
					r protusic	
					present,	
					a visual i Sea	
		/ ) 			Seating Plane ual index feature, lowable dambar p	
					ure, e.g.	
					on shall t	
					ust be side. 004"	
		U	Title:	ORIG		
	Drawing Number	SDI QI	Package	ORIGINATING SITE:		
Z-LOOOAS	>	501C(N)-1	Package Outline Drawing for	TE: SWINDON	EDEC Max BSC 0.25 0.25 0.25 0.25 0.25 0.25 0.25 0.25	
	<u>}</u>	J. IDU B(	Drawing	ON	Min inch 0.053 0.053 0.004 0.016 0.016 0.016 0.016 0.016 0.016 0.010 Features 1 1 1 1	
		ody Width	for wr		Max inch 0.069 0.010 0.020 0.020 0.020 16 16	



http://www.mitelsemi.com

World Headquarters - Canada Tel: +1 (613) 592 2122

Fax: +1 (613) 592 6909

North America Tel: +1 (770) 486 0194 Fax: +1 (770) 631 8213 **Asia/Pacific** Tel: +65 333 6193 Fax: +65 333 6192 Europe, Middle East, and Africa (EMEA) Tel: +44 (0) 1793 518528 Fax: +44 (0) 1793 518581

Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel.

This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request.

M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation Mitel Semiconductor is an ISO 9001 Registered Company Copyright 1999 MITEL Corporation All Rights Reserved Printed in CANADA

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**