捷多邦,专业PCB打样工厂,24小时加



SP508

Rugged 20Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

- 20Mbps Differential Transmission Rates
- 15kV ESD Tolerance for Analog I/Os
- Internal Transceiver Termination Resistors for V.11/V.35
- Interface Modes:
 - ✓ RS-232 (V.28)
 - ✓ X.21 (V.11) ✓ RS-449/V.36

(V.10 & V.11)

- ✓ EIA-530 (V.10 & V.11) ✓ EIA-530A (V.10 & V.11)
- ✓ V.35
- Software Selectable Protocols with 3-Bit Word
- Eight Drivers and Eight Receivers
- V.35/V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback Testing

Now Available in Lead Free Packaging

Refer to page 7 for pinout

- Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver/Receiver Enable/Disable Controls
- Operates in DTE or DCE Mode

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX
- Adheres to NET1/NET2 and TBR-2 Requirements Secure Communication Terminals

DESCRIPTION

The SP508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP508 is fabricated using a low power BiCMOS process technology, and incorporates a Sipex regulated charge pump allowing +5V only operation. Sipex's patented charge pump provides a regulated output of \pm 5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP508 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP508 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP508 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM_OFF) for monitoring applications. All eight (8) drivers and receivers in the SP508 include separate enable pins for added convenience. The SP508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	+7V
Input Voltages:	
Logic	
Drivers	
Receivers	Ť±15.5V
Output Voltages:	
Logic	0.3V to (V _{cc} +0.5V)
Drivers	±12V
Receivers	0.3V to (V _{cc} +0.5V)
Storage Temperature	65°C to +150°C
Power Dissipation	1520mW
(derate 19.0mW/°C above +70°C)	
Package Derating:	
Ø _{JA}	
Ø _{JC}	6.5 °C/W

STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Sipex ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

 $T_A = 0^{\circ}C$ to +70°C and $V_{cc} = +4.75V$ to +5.25V unless otherwise noted. The \blacklozenge denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
LOGIC INPUTS						
V _{IL}			0.8	Volts	٠	
V _{IH}	2.0			Volts	•	
LOGIC OUTPUTS						
V _{OL}			0.4	Volts	•	I _{OUT} = -3.2mA
V _{OH}		2.4		Volts	•	I_{OUT}^{OUT} = 1.0mA
V.28 DRIVER						
DC Parameters						
Outputs						
Open Circuit Voltage			±15	Volts	•	per <i>Figure 1</i>
Loaded Voltage	±5.0		±15	Volts	•	per <i>Figure 2</i>
Short-Circuit Current			±100	mA	•	per Figure 4, V _{out} =0V
Power-Off Impedance	300			Ω	•	per Figure 5
AC Parameters						V _{cc} = +5V for AC parameters
Outputs						
Transition Time			1.5	μs	•	per <i>Figure 6</i> ; +3V to -3V
Instantaneous Slew Rate			30	V/µs		per <i>Figure 3</i>
Propagation Delay			_			
t _{PHL}	0.5		5	μs	•	
	0.5	1	5	μS	•	
Max.Transmission Rate	120	230		kbps	•	
V.28 RECEIVER						
DC Parameters						
Inputs						
Input Impedance	3		7	kΩ	٠	per <i>Figure 7</i>
Open-Circuit Bias			+2.0	Volts	٠	per Figure 8
HIGH Threshold		1.7	3.0	Volts	٠	
LOW Threshold	0.8	1.2		Volts	•	
AC Parameters						V _{cc} = +5V for AC parameters
Propagation Delay						
t _{PHL}	50	100	500	ns	•	
t _{PLH}	50	100	500	ns	•	

ELECTRICAL SPECIFICATIONS

 $T_A = 0^{\circ}C$ to +70°C and $V_{cc} = +4.75V$ to +5.25V unless otherwise noted. The \blacklozenge denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps		
V.10 DRIVER DC Parameters Outputs Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current AC Parameters Outputs Transition Time Propagation Delay t _{PHL} t _{PLH}	±4.0 0.9V _{OC} 30 30	100 100	±6.0 ±150 ±100 200 500 500	Volts Volts mA μA ns ns	* * * *	per <i>Figure 9</i> per <i>Figure 10</i> per <i>Figure 11</i> per <i>Figure 12</i> V _{CC} = +5V for AC parameters per <i>Figure 13</i> ; 10% to 90%
Max.Transmission Rate	120			kbps	•	
DC Parameters Inputs Input Current Input Impedance Sensitivity AC Parameters Propagation Delay t _{PHL} t _{PLH} Max.Transmission Rate	-3.25 4 120		+3.25 ±0.3 60 60	mA kΩ Volts ns ns kbps	* * *	per <i>Figures 14</i> and <i>15</i> V _{CC} = +5V for AC parameters
V.11 DRIVER <u>DC Parameters</u> Outputs Open Circuit Voltage Test Terminated Voltage Balance Offset Short-Circuit Current Power-Off Current <u>AC Parameters</u> Outputs Transition Time Propagation Delay t _{PHL} t _{PLH} Differential Skew ((t _{phl} -t _{plh})) Max.Transmission Rate Channel to Channel Skew	±2.0 0.5V _{oc}	30 30 5 2	± 6.0 $0.67V_{OC}$ ± 0.4 ± 3.0 ± 150 ± 100 10 60 60 10	Volts Volts Volts Volts Volts mA µA ns ns ns ns ns ns ns ns	* * * * * *	per Figure 16 per Figure 17 per Figure 17 per Figure 17 per Figure 18 per Figure 19 V_{cc} = +5V for AC parameters per Fig. 21 and 36; 10% to 90% Using C _L = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
V.11 RECEIVER <u>DC Parameters</u> Inputs Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	* *	

_____ ELECTRICAL SPECIFICATIONS

 $T_A = 0^{\circ}C$ to +70°C and $V_{cc} = +4.75V$ to +5.25V unless otherwise noted. The \blacklozenge denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

range of -40°C to =+85°C, unless otherv PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
	-3.25 4 20	30 30 5 2	±3.25 ±60.75 60 60 10	mA mA kΩ ns ns ns Mbps ns	* * * *	per <i>Figure 20</i> and <i>22</i> ; power on or off per <i>Figure 23</i> and <i>24</i> $V_{cc} = +5V$ for AC parameters Using C _L = 50pF; per <i>Figures 33</i> and 38 per <i>Figures 33</i> and <i>38</i> per <i>Figure 33</i>
V.35 DRIVER <u>DC Parameters</u> Outputs Test Terminated Voltage Offset Output Overshoot Source Impedance Short-Circuit Impedance <u>AC Parameters</u> Outputs Transition Time Propagation Delay t _{PHL} t _{PLH} Differential Skew (t _{ph} -t _{ph}) Max.Transmission Rate Channel to Channel Skew	±0.44 -0.2V _{ST} 50 135	7 30 30 5 5	±0.66 ±0.6 +0.2V _{ST} 150 165 20 60 60 10	Volts Volts Volts Ω Ω ns ns ns ns ns	* * * *	per Figure 25 per Figure 25 per Figure 25; V_{ST} = Steady state value per Figure 27; $Z_S = V_2/V_1 \times 50$ per Figure 28 V_{CC} = +5V for AC parameters per Figure 29; 10% to 90% per Figure 33 and 36; C_L = 20pF per Figure 33 and 36; C_L = 20pF per Figure 33 and 36; C_L = 20pF
V.35 RECEIVER <u>DC Parameters</u> Inputs Sensitivity Source Impedance Short-Circuit Impedance <u>AC Parameters</u> Propagation Delay ^t _{PLH} t _{PLH} Skew((t _{phi} -t _{pih})) Max.Transmission Rate Channel to Channel Skew	90 135 20	30 30 30 5 2	+200 110 165 60 60 10	ns mV Ω Ω ns ns ns Mbps ns	* * * *	per <i>Figure 30</i> ; $Z_s = V_2/V_1 \times 50\Omega$ per <i>Figure 31</i> $V_{cc} = +5V$ for AC parameters per <i>Figure 33</i> and <i>38</i> ; $C_L = 20pF$ per <i>Figure 33</i> and <i>38</i> ; $C_L = 20pF$ per <i>Figure 33</i> ; $C_L = 20pF$
TRANSCEIVER LEAKAGE C Driver Output 3-State Current Rcvr Output 3-State Current POWER REQUIREMENTS V _{CC} I _{CC} (Shutdown Mode) (V.28/RS-232) (V.11/RS-422) (EIA-530 & RS-449) (V.35) (EIA-530A)	4.75	500 1 5.00 1 95 230 270 170 200	10 5.25	μΑ μΑ Volts μΑ mA mA mA mA mA		per Figure 32 ; Drivers disabled $T_X \& R_X$ disabled, 0.4V - V ₀ - 2.4V All I _{CC} values are with V _{CC} = +5V f_{IN} = 120kbps; Drivers active & loaded f_{IN} = 10Mbps; Drivers active & loaded f_{IN} = 10Mbps; Drivers active & loaded V.35 @ f_{IN} = 10Mbps; V.28 @ 20kbps f_{IN} = 10Mbps; Drivers active & loaded

- OTHER AC CHARACTERISTICS

 $\rm T_{\rm A}$ = +25°C and $\rm V_{\rm cc}$ = +5.0V unless otherwise noted.


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS					
DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE										
<u>RS-232/V.28</u>										
t _{PZL} ; Tri-state to Output LOW		0.11	5.0	μS	C _L = 100pF, Fig. 34 & 40 ; S ₂ closed					
t _{PZH} ; Tri-state to Output HIGH		0.11	2.0	μS	$C_{L} = 100 \text{pF}, \text{Fig. 34 } \& 40; S_{2} \text{ closed}$					
t _{PLZ} ; Output LOW to Tri-state		0.05	2.0	μS	$C_{L} = 100 pF$, Fig. 34 & 40 ; S_{2}^{2} closed					
t _{PHZ} ; Output HIGH to Tri-state		0.05	2.0	μS	C _L = 100pF, Fig. 34 & 40 ; S ₂ closed					
<u>RS-423/V.10</u>		0.07								
t _{PZL} ; Tri-state to Output LOW		0.07	2.0 2.0	μS	$C_{L} = 100 \text{pF}$, Fig. 34 & 40; S_{2} closed					
t _{PZH} ; Tri-state to Output HIGH t _{PLZ} ; Output LOW to Tri-state		0.05 0.55	2.0	μS μS	C ₁ = 100pF, Fig. 34 & 40 ; S ₂ closed C ₁ = 100pF, Fig. 34 & 40 ; S ₂ closed					
t _{PHZ} ; Output HIGH to Tri-state		0.12	2.0	μS	$C_1 = 100 \text{pF}, \text{Fig. 34 & 40}; S_2 \text{ closed}$					
RS-422/V.11		0		pie						
t _{PZI} ; Tri-state to Output LOW		0.04	10.0	μS	C ₁ = 100pF, Fig. 34 & 37 ; S ₁ closed					
t _{PZH} ; Tri-state to Output HIGH		0.05	2.0	μS	$C_1 = 100 \text{pF}, \text{Fig. 34 & 37; } S_2 \text{ closed}$					
t _{PL7} ; Output LOW to Tri-state		0.03	2.0	μs	C ₁ = 15pF, Fig. 34 & 37 ; S ₁ closed					
t _{PHZ} ; Output HIGH to Tri-state		0.11	2.0	μS	C _L = 15pF, Fig. 34 & 37 ; S ₂ closed					
<u>V.35</u>										
t _{PZL} ; Tri-state to Output LOW		0.85	10.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed					
t _{PZH} ; Tri-state to Output HIGH		0.36	2.0	μS	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed					
t _{PLZ} ; Output LOW to Tri-state		0.06	2.0	μS	C _L = 15pF, Fig. 34 & 37 ; S ₁ closed					
t _{PHZ} ; Output HIGH to Tri-state		0.05	2.0	μS	C _L = 15pF, Fig. 34 & 37 ; S ₂ closed					
RECEIVER DELAY TIME BET	WEEN A		IODE AI	ND TRI-ST						
<u>RS-232/V.28</u>										
t _{PZL} ; Tri-state to Output LOW		0.05	2.0	μS	C _L = 100pF, Fig. 35 & 40 ; S ₁ closed					
t _{PZH} ; Tri-state to Output HIGH		0.05	2.0	μS	C _L = 100pF, Fig. 35 & 40 ; S ₂ closed					
t _{PLZ} ; Output LOW to Tri-state		0.65	2.0	μS	$C_{L} = 100 \text{pF}, \text{Fig. 35 \& 40}; S_{1} \text{ closed}$					
t _{PHZ} ; Output HIGH to Tri-state		0.65	2.0	μS	C _L ⁻ = 100pF, Fig. 35 & 40 ; S ₂ closed					
RS-423/V.10		0.04	2.0							
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.04 0.03	2.0 2.0	μS	C _L = 100pF, Fig. 35 & 40 ; S ₁ closed C ₁ = 100pF, Fig. 35 & 40 ; S ₂ closed					
t _{PZH} , Th-state to Output HIGH t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μS μS	$C_L = 100 \text{pF}$, Fig. 35 & 40, S_2 closed $C_1 = 100 \text{pF}$, Fig. 35 & 40; S_1 closed					
t_{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μS	$C_1 = 100 \text{pF}, \text{Fig. 35 & 40}; S_2 \text{ closed}$					
PHZ, The state the state				1.0						

OTHER AC CHARACTERISTICS (Continued)

 $\rm T_{\rm \scriptscriptstyle A}$ = +25°C and $\rm V_{\rm \scriptscriptstyle CC}$ = +5.0V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
t _{PZL} ; Tri-state to Output LOW		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 39 ; S ₁ closed
t _{P7H} ; Tri-state to Output HIGH		0.03	2.0	μS	C _L ⁻ = 100pF, Fig. 35 & 39 ; S ₂ ⁺ closed
t _{PLZ} , Output LOW to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μS	C _L = 15pF, Fig. 35 & 39 ; S ₂ close
V.35					
t _{PZL} ; Tri-state to Output LOW		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 39 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.03	2.0	μs	C _L = 100pF, Fig. 35 & 39 ; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39 ; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39 ; S ₂ closed
TRANSCEIVER TO TRANSCE	IVER SM	EW	(per	Figures 32	2, 33, 36, 38)
RS-232 Driver		100		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		100		ns	$\begin{bmatrix} (t_{\text{plh}})_{\text{Tx1}} - (t_{\text{plh}})_{\text{Txn}} \end{bmatrix}$
RS-232 Receiver		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
RS-422 Driver		2		ns	$[(t_{obl})_{Tx1} - (t_{obl})_{Txn}]$
		2		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
RS-422 Receiver		2		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		3		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
RS-423 Driver		5		ns	$\left[\left(t_{phl}\right)_{Tx2} - \left(t_{phl}\right)_{Txn}\right]$
		5		ns	$[(t_{plh})_{Tx2} - (t_{plh})_{Txn}]$
RS-423 Receiver		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
V.35 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
V.35 Receiver		2		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		2		ns	$[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$

_



PIN DESCRIPTION

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD _{DTE} Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD _{DTE} Inverting Input
10	RDEN#	RxD Receiver Enable Input	61		RI Receiver Input
11	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
12	TxCEN#	•	63	. ,	· · ·
13	CSEN#	TxC Receiver Enable Input	64	LL(a) VCC	LL Driver Output
		CTS Receiver Enable Input	-		Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD _{DTE} Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22		Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D_LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27		Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD_DCE	DCD _{DCE} Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD _{DTE} Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46	V35RGND	Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
49	RT(b)	RxC Non-Inverting Input	99	V35TGND1	ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output
	. ,	-		. ,	· · · ·

		SF	508 Pin Designation			
SP508CF	SP508CB	DESIG	S	P508CF	SP508CB	DESIG
1	A2	VCC		51	N12	TxC(B)
2	B2	GND		52	N12	GND
3	B1	SDEN		53	M14	TxC(A)
4	C2	TTEN		54	M14 M13	
5	 D1	STEN		55	L14	CS(B) CS(A)
6	E2	RSEN		55 56	K14	
7	E2 F1	TREN				DM(B)
	F1			57	J14	DM(A) V10GND
8	G2	RRCEN		58	J12	
9		RLEN		59	H13	RRT(B)
10	G1	LLEN#		60	H14	RRT(A)
11	G3	RDEN#		61	H12	IC(A)
12	H3	RTEN#		62	G12	TM(A)
13	H1	TxCEN#		63	G14	LL(A)
14	H2	CSEN#		64	G13	VCC
15	J2	DMEN#		65	F14	RL(A)
16	J3	RRTEN#		66	F13	VSS
17	K1	ICEN#		67	F12	C2-
18	K2	TMEN		68	E14	GND
19	L1	D0		69	E13	C1-
20	L2	D1		70	D14	C2+
21	L3	D2		71	D13	VCC
22	M2	TERM_OFF		72	C14	C1+
23	N1	D_LATCH#		73	B14	VDD
24		N/C		74	A14	GND
25	P1	GND		75	A13	TR(A)
26	P2	VCC		76		NC
27	P3	LOOPBACK#		77	A12	VCC
28	N3	TxD		78	B12	TR(B)
29	M3	TxCE		79	C12	RRC(A)
30	N4	ST		80	B11	VCC
31	P4	RTS		81	A11	RRC(A)
32	M4	DTR		82	C11	GND
33	N5	DCD_DCE		83	B10	RS(A)
34	P5	RL		84	A10	VCC
35	M5	LL		85	C10	RS(B)
36	N6	RxD		86	A9	GND
37	M6	RxC		87	C9	ST(A)
38	N7	TxC		88	A8	VCC
39	P7	CTS		89	C8	V35TGND3
40	M7	DSR		90	A7	ST(B)
40	P8	DCD_DTE		90	B7	GND
41	N8	RI		91	A6	TT(A)
42	P9	TM		92	B6	VCC
43	M9	GND		93	Во С6	VCC V35TGND2
45	P10	VCC		95	A5	TT(B)
46	N10	V35RGND		96	B5	GND
47	M10	RD(B)		97	C5	SD(A)
48	P11	RD(A)		98	B4	VCC
49	N11	RT(B)		99 100	C4 B3	V35TGND1 SD(B)

SP508 Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T ₁ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T ₁ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T₄OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T ₄ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T₅OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T₅OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T _s OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP508 Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)
R ₁ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)
R ₂ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)
R ₂ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)
R ₃ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)
R ₃ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)
R ₅ IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)
R ₅ IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)
R ₆ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)
R ₇ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI
R ₈ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	ТМ

Table 2. Receiver Mode Selection




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 2. V.28 Driver Output Loaded Voltage




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 10. V.10 Driver Output Test Terminated Voltage




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 20. V.11 Receiver Input Current




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 26. V.35 Driver Output Offset Voltage




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 32. Driver Output Leakage Current Test




Figure 31. V.35 Receiver Input Short-Circuit Impedance





Figure 33. Driver/Receiver Timing Test Circuit






Figure 34. Driver Timing Test Load Circuit

Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Functional Diagram

The SP508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A (V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508 has eight drivers, eight receivers, and Sipex's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, fail-safe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

THEORY OF OPERATION

The SP508 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

Drivers

The SP508 has eight enhanced independent drivers. Control for the mode selection is done via a threebit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in *Table 1*. There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5V$ (with $3k\Omega \& 2500$ pF loading), and can operate over 120 kbps. Since the SP508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10V$. The V.28 driver architecture is similar to Sipex's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit V_{OL} and V_{OH} measurements of $\pm 4.0V$ to $\pm 6.0V$. When terminated with a 450 Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain $\pm 2V$ differential output levels with a load of 100 Ω . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of $\pm 1.5V$ differential output levels with a 54 Ω load. The strength allows the SP508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449, EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Sipex's new driver design over its predecessors allow the SP508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OL} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124Ω resistor connected between the two 50 Ω resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on *Figure 45*. The enable pins have internal pull-up and pulldown devices, depending on the active polarity of the receiver, that enable the driver upon poweron if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL or CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prearranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. *Table 2* shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of $\pm 15V$ and can receive signals downs to $\pm 3V$. The input sensitivity complies with RS-232 and V .28 at $\pm 3V$. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51 Ω resistors connected in series and a 124 Ω resistor connected between the two 50 Ω resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on *Figure 45*. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

The charge pump is a **Sipex**-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $V_{\rm DD}$ and $V_{\rm ss}$ outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

 $_V_{ss}$ charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to V_{cc} . C+ is then switched to ground and the charge in C_1 - is transferred to C_2 -. Since C_2 + is connected to V_{cc} , the voltage potential across capacitor C_2 is now $2_X V_{cc}$.

Phase 2

 $-V_{ss}$ transfer —Phase two of the clock connects the negative terminal of C₂ to the V_{ss} storage capacitor and the positive terminal of C₂ to ground, and transfers the negative generated voltage to C₃. This generated voltage is regulated to -5.8V. Simultaneously, the positive side of the capacitor C₁ is switched to V_{CC} and the negative side is connected to ground.

Phase 3

 $-V_{DD}$ charge storage —The third phase of the clock is identical to the first phase—the charge transferred in C₁ produces $-V_{CC}$ in the negative terminal of C₁ which is applied to the negative side of the capacitor C₂. Since C₂+ is at V_{CC}, the voltage potential across C₂ is $2_x V_{CC}$.

Phase 4

 $-V_{DD}$ transfer —The fourth phase of the clock connects the negative terminal of C₂ to ground, and transfers the generated 5.8V across C₂ to C₄, the V_{DD} storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C₁ is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. Since both V⁺ and V⁻ are separately generated from V_{CC}; in a no-load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1μ F with a 16V breakdown voltage rating.

TERM_OFF FUNCTION

The SP508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in *Figure 50*. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D_LATCH FUNCTION

The SP508 contains a D_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW. There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP508 will be undefined.

ESD TOLERANCE

The SP508 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Sipex's previous multi-protocol serial transceiver IC's the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508 is also tested in-house at Sipex and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 46. SP508 Loopback Path





Figure 47. SP508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



DIMENSIONS Minimum/Maximum (mm)	100–PIN LQFP JEDEC MS-026 (BED) Variation				
SYMBOL	MIN	NOM	MAX		
A			1.60		
A1	0.05	0.05 0.			
A2	1.35	1.45			
b	0.17	0.22	0.27		
D	16	6.00 BSC	;		
D1	14	1.00 BSC	;		
е	0).50 BSC	;		
E	16	;			
E1	14.00 BSC				
N		100			

COMMON DIMENSIONS									
SYMBL	MIN NOM MAX								
с	0.09 0.20								
L	0.45 0.60 0.75								
L1	1.00 REF								

100 PIN LQFP

© Copyright 2004 Sipex Corporation

SP508 Enhanced WAN Multi–Protocol Serial Transceiver

Date: 6/14/04

																1
Connector	o Port-	77	RS-232 or V 24	V 24		FIA-530			RS-449			< 35			X 21	
omonio	Pin	Signal	Signal Mnemo DB-25	DB-25		Mnemo DB-25			Mnemo	DB-37		Mnemo	M34	Signal	ō	DB-15
)(A)	97	V.28	BB	3	V.11	BB(A)	3	V.11	RD(A)	6	V.35	104	R	V.11	R(A)	4
)(B)	100				V.11	BB(B)	16	V.11	RD(B)	24	V.35	104	-	V.11	R(B)	
(A)	92	V.28	DD	17	V.11	DD(A)	17	V.11	RT(A)	8	V.35	115	<	V.11	B(A)	
(B)	95				V.11	DD(B)	6	V.11	RT(B)	26	V.35	115	×	V.11	B(B)	14**
(A)	87	V.28	DB	15	V.11	DB(A)	15	V.11	ST(A)	თ	V.35	114	×	V.11	S(A)	
.(B)	06				V.11	DB(B)	12	V.11	ST(B)	23	V.35	114	AA	V.11	S(B)	
ŝ(A)	83	V.28	СВ	5	V.11	CB(A)	5	V.11	CS(A)	9	V.28	106	D	V.11	I(A)	
3(B)	85				V.11	CB(B)	13	V.11	CS(B)	27				V.11	I(B)	
(A)	75	V.28	00	9	V.11	CC(A)	9	V.11	DM(A)	11	V.28	107	ш			
(B)	78				V.11	CC(B)	22	V.11	DM(B)	29						
C(A)	81	V.28	СF	8	V.11	CF(A)	8	V.11	RR(A)	13	V.28	109	п			
C(B)	79				V.11	CF(B)	10	V.11	RR(B)	31						
.(A)	65	V.28	ĉ	22							V.28	125	د			
(A)	63	V.28	TM	25	V.10	TM	25	V.10	TM	18	V.28	142	NN			
)(A)	48	V.28	BA	2	V.11	BA(A)	2	V.11	SD(A)	4	V.35	103	σ	V.11	T(A)	
)(B)	47				V.11	BA(B)	12	V.11	SD(B)	22	V.35	103	S	V.11	T(B)	
(A)	50	V.28	DA	24	V.11	DA(A)	24	V.11	TT(A)	17	V.35	113	c	V.11	X(A)	7**
B)	49				V.11	DA(B)	11	V.11	TT(B)	35	V.35	113	≶	V.11	X(B)	14**
C(A)	53															
C(B)	51															
i(A)	55	V.28	CA	4	V.11	CA(A)	4	V.11	RS(A)	7	V.28	105	ი	V.11	C(A)	
(B)	54				V.11	CA(B)	19	V.11	RS(B)	25				V.11	C(B)	
1(A)	57	V.28	G	20	V.11	CD(A)	20	V.11	TR(A)	12	V.28	108	т			
1(B)	56				V.11	CD(B)	23	V.11	TR(B)	30						
T(A)	60															
T(B)	59															
ဂ	61	V.28	믿	21	V.10	RL	21	V.10	RL	14	V.28	140	z			
1(A)	62	V.28	F	18	V.10		18	V.10	F	10	V.28	141	-			Γ
l signals (Sign sing individual	l signals (Signal sing individual	Pin ass proprie	ignments ary / nor	Pin assignments and signal functions are s proprietary / non-standard implementations	nal funct d implen	Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations	subject t	o nation:	al or regi	onal vari:	ation and					
														** X.21 use e X(), not both	** X.21 use either B() or X(), not both	B

ended Signals and Port Pin Assign Dnte

SP508 Multiprotocol Configured as DCE Recom

Spare drivers and receivers may be used for optional si Quality, Rate Detect, Standby) or may be disabled usin enable pins for each driver and receiver

			TMEN	18
62	TM(A)	Receiver_8	TM	43
			ICEN#	17
61	Б	Receiver_7	R	42
59	RRT(B)		RRTEN#	16
00	RRT(A)	Receiver_6	DCD_DTE	41
56	DM(B)		DMEN#	15
57	DM(A)	Receiver_5	DSR	40
54	CS(B)		CSEN#	14
55	CS(A)	Receiver_4	CTS	39
51	TxC(B)		TxCEN#	13
53	TxC(A)	Receiver_3	TxC	38
49	RT(B)		RTEN#	12
50	RT(A)	Receiver_2	RxC	37
47	RD(B)		RDEN#	11
48	RD(A)	Receiver_1	RxD	36
			LLEN#	10
63	LL(A)	Driver_8	LL	35
			RLEN	6
65	RL(A)	Driver_7	RL	34
64	RRC(B)			8
81	RRC(A)	Driver_6	DCD_DCE	33
78	TR(B)		TREN	7
75	TR(A)	Driver_5	DTR	32
58	RS(B)		RSEN	6
83	RS(A)	Driver_4	RTS	31
06	ST(B)		STEN	თ
87	ST(A)	Driver 3	ST	30
95	TT(B)	1	TTEN	4
92	TT(A)	Driver_2	TXCE	29
100	SD(B)		SDEN	3
97	SD(A)	Driver_1	TxD	28
Pin Number	Pin Mnemonic	Circuit	Pin Mnemonic	Pin Number
tor	Connector		o System Logic	Interface to
o Port-	Interface to Port-			
		Surge to a start		

- DCE CONFIGURATION

© Copyright 2004 Sipex Corporation

SP508 Enhanced WAN Multi-Protocol Serial Transceiver

29

DDate: 6/14/04

enable pins for each driver and receiver

Interface to Pin Number 28	SP508 Mult Interface to System Logic Pin Number Pin Mnemonic 28 TxD	SP508 Multiprotocol Configured as Inf Inferencia IMnemonic Circuit Pin Mn IMnemonic Circuit Pin Mn TXD Driver 1 SC	Interface to P Connector Pin Mnemonic N SD(A)	5 Port- ctor Pin Number 97
328	TxD SDEN	Driver_1	SD(A SD(B	®≥
29 4	TxCE TTEN	Driver_2	HTT(A	BA
⁷ 30	ST	Driver_3	ST(A)	Þ)
31 5	RTS	Driver 4	ST(B) RS(A	<u>ک</u>
6	RSEN	I	RS(B	(B)
32	DTR	Driver_5	TR(A	(A)
7	TREN		TR(B	(B)
33	DCD DCE	Driver_6	RRC(A	C(A)
200	RRCEN	7	RR	RRC(B)
94	RLEN		7	
35	LL	Driver_8	F	LL(A)
10	LLEN#			
36	RxD	Receiver_1	R	RD(A)
1	RDEN#		면	RD(B)
37	RxC	Receiver_2	2	RT(A)
38	TxC	Receiver 3	뒷조	T _X C(A)
13	TxCEN#	-	Т×	TxC(B)
39	CTS	Receiver_4	50	CS(A)
14	CSEN#		0 0	CS(B)
40	DSR	Receiver_5		DM(A)
41	DCD DTE	Receiver 6	RRT	RT(A)
16		-	RRT	
42	RI	Receiver_7		C
17	ICEN#			
43	TM	Receiver_8	1	TM(A)
18	TMEN			
ire drive	rs and receivers	Spare drivers and receivers may be used for optional signals	optionals	signals (Signal
Quality, Rate	e Detect, Stand	Detect, Standby) or may be disabled using individua	abled using inc	¥

ת	Signa	V.28		V.28			V.28		V.28		20 /		V.28		V C	V.28		V.28		V.28		02. V	V.28		V.28	1100	V.28	Pin as
RS-232 or V.24	-	BA	+	DA		+	CA		CD		▣	+	F	┢	5	B	-	DB	-	GB	+	ç	ନ		Ê	+	TM	simmen
V.24	DB-25	2 PIN(M)		24			4		20		2		18	,		17		15		თ	,	σ	œ		22	2	25	ts and sin
	Signal	V.11	V.11	V.11	V.11		V.11	V.11	V.11/10	V.11/Z	V 10		V.10		< 1	V.11	V.11	V.11	V.11	V.11	V.11	V.11/10	V.11	V.11	V.10		V.10	nal func
EIA-530	Σ	BA(A)	BA(B)	DA(A)	DA(B)		CA(A)	CA(B)) CD(A)		▣	i	F		BB(B)	DD(A)	DD(B)	DB(A)	DB(B)	CB(A)	CB(B)			CF(B)	₽	1	IM	tions are
0		2 PIN(M)	14	24	11		4	19	20	23	2	ļ	18	,	16	17	9	15	12	თ	13	2) 0 + C(C	œ	10	22 ‡	2	25	subject to
	Signal	V 11	V.11	V.11	V.11		V.11	V.11	V.11	V.11	V 10		V.10	:	< 11	V.11	V.11	V.11	V.11	V.11	V.11	V 11	V.11	V.11			V.10	national
RS-449	2	SD(A)	SD(B)	TT(A)	TT(B)		RS(A)	RS(B)	TR(A)	TR(B)	▣		F		RD(B)	RT(A)	RT(B)	ST(A)	ST(B)	CS(A)			RR(A)	RR(B)		1	TM	or region
.w		4 PIN(M)	22	17	35	T	7	25	12	30	1	:	10	,	24	8	26	ъ	23	9	27		13	31		5	18	Pin assignments and signal functions are subject to national or regional variation and promietary
	Signal	V.35	V.35	V.35	V.35		V.28		V.28		402		V.28		V.35	V.35	V.35	V.35	V.35	V.28		V.20	V.28		V.28	100	V.28	n and n
V.35	Ξ	103	103	113	113		105		108		110		141	5	104	115	115	114	114	106	101	107	109		125	5	142	onnietan.
			S	c	×		c		т		z	:	-	,	-	<	×	×	Ą	D	1	п	п		٢		N	_
	Signal	V 11	V.11	V.11	V.11		V.11	V.11							<11			V.11	V.11	V.11	V.11	V 11						** X 21
X.21	Mnemo	T(A)	T(B)	X(A)	X(B)		C(A)	C(B)							R(B)			S(A)	S(B)	I(A)	I(B)	B(A)	= \= \					** X 21 lise either R() or
		2 PIN(IVI)	9	7**	14**		ω	10							±+			6	13	თ	12	14**						r R() or
P	Signal	V.11	V.11						V.10						<.11						V.10*	V.10						_
AppleTalk TM	Ζ	TXD -	TxD +						HSKo					,	RXD+					GND	HSK	G						
TM	DIN-8	2 PIN(F)	6						-					1							12	,						

- DTE CONFIGURATION

ORDERING INFORMATION

Part Number	Top Mark	Temperature Range	Package Types
SP508CF	. SP508CFYYWW	0°C to +70°C	100 Lead LQFP
SP508EF	. SP508EFYYWW	40°C to +85°C	100 Lead LQFP

Available in lead free packaging. To order add "-L" suffix to part number. Example: SP508EF/TR = standard; SP508EF-L/TR = lead free

REVISION HISTORY

DATE	REVISION	DESCRIPTION
3/31/04	A	Implemented tracking revision.
5/6/04	В	Added Top Mark to ordering information.
6/3/04	С	Added Tables to page 28 and 29.
8/19/04	D	Corrected pin description table and figure 49. Updated DCE/DTE
		tables.



Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600