



凌陽科技
SUNPLUS

SPLC100A1

40-CHANNEL SEG/COM LCD DRIVER


GENERAL DESCRIPTION

The SPLC100A1 is a Liquid Crystal Display driver that contains two sets of 20-bit bi-directional shift registers, 20 data latch flip-flops and 20 Liquid Crystal Display drivers. It also features 40-channel outputs that can be applied as common or segment driver. The SPLC100A1 receives serial display data from a display control LSI, converts it into parallel data and supplies liquid crystal display waveforms to the liquid crystal.

FEATURES

- Liquid Crystal Display driver with serial/parallel conversion function.
- Serial transfer facilitates board design.
- Capable of interfacing to liquid crystal display controllers: HD43160AH, HD61830, HD44780, HD44790, SPLC780
- 40 internal LCD drivers.
- Internal serial/parallel conversion circuits:
 - 20-bit shift register $\times 2$
 - 20-bit latch $\times 2$
- Power supply:
 - Internal logic: 2.7V – 5.5V
 - Liquid crystal display driver circuit: 3.0V – 11.0V
- CMOS process.


BLOCK DIAGRAM



FUNCTION DESCRIPTION

■ SEGMENT DRIVER


When SPLC100A1 is used as a segment driver, FCS is connected to VSS. In this case, both channel 1 and channel 2 shift data at the falling edge of CL2 and latch it at the falling edge of CL1. V3 and V5, V4 and V6 of the liquid crystal display driver power supply are short-circuited, respectively.



Segment data waveforms (A type waveforms, 1/8 duty cycle)

■ COMMON DRIVER

In this case, channel 1 is used as a segment driver and channel 2 as common driver. When channel 2 of SPLC100A1 is used as common driver, FCS is connected to VDD. In this case, channel 2 shifts data at the rising edge of CL1 and latches it at the rising edge of CL2.



Common data waveforms (A type waveforms of channel 2, 1/8 duty cycle)


Both Channel 1 and Channel 2 Used as Common Drivers (FCS = VDD)

Common Drivers (FCS = VDD)

When both of channel 1 and channel 2 are used common drives, FCS is connected to VDD and the signals (CL1, CL2, FLM) from the controller are connected as following.

In this case, connection of the Liquid Crystal Display driver power supply is different from that of segment driver,

- V1,V2: Select level of segment and common
- V3,V4: Non-select level of segment
- V5,V6: Non-select level of common



PIN DESCRIPTION

Mnemonic	PIN No.	Type	Description																				
VDD	22	I	Positive power supply voltage input																				
VSS	32	I	Ground input																				
VEE	29	I	Power supply voltage for liquid crystal display drive																				
Y6 – 1 Y20 – 7	23-28 8-21	O	Liquid crystal driver output (Channel 1)																				
Y27 – 21 Y40 – 28	1-7 47-59	O	Liquid crystal driver output (Channel 2)																				
V1, V2	41,42	I	Power supply for liquid crystal display drive (Select level)																				
V3, V4	43,44	I	Power supply for liquid crystal display drive (Non-select level for channel 1)																				
V5, V6	45,46	I	Power supply for liquid crystal display drive (Non-select level for channel 2)																				
SHL1	38	I	Selection of the shift direction of channel 1 shift register <table><tr><td>SHL1</td><td>DL1</td><td>DR1</td></tr><tr><td>VDD</td><td>Out</td><td>In</td></tr><tr><td>GND</td><td>In</td><td>Out</td></tr></table>				SHL1	DL1	DR1	VDD	Out	In	GND	In	Out								
SHL1	DL1	DR1																					
VDD	Out	In																					
GND	In	Out																					
SHL2	39	I	Selection of the shift direction of channel 2 shift register <table><tr><td>SHL2</td><td>DL2</td><td>DR2</td></tr><tr><td>VDD</td><td>Out</td><td>In</td></tr><tr><td>GND</td><td>In</td><td>Out</td></tr></table>				SHL2	DL2	DR2	VDD	Out	In	GND	In	Out								
SHL2	DL2	DR2																					
VDD	Out	In																					
GND	In	Out																					
DL1, DR1	33,34	I/O	Data Input / Output of channel 1 shift register																				
DL2, DR2	35,36	I/O	Data Input / Output of channel 2 shift register																				
M	37	I	Alternated signal for liquid crystal driver output																				
CL1	30	I	Latch signal for channel 1 ($\overline{\downarrow}$) *1 Used for channel 2 when FCS is GND																				
CL2	31	I	Shift signal for channel 1 ($\overline{\downarrow}$) *1 Used for channel 2 when FCS is GND																				
FCS	40	I	Mode select signal of channel 2. FCS signal exchanges the latch signal and the shift of channel 2 and inverts M for channel 2. Thus, this signal exchanges the function of channel 2. <table><tr><td rowspan="2">FCS Level</td><td colspan="2">Channel 2</td><td rowspan="2">M Polarity</td><td rowspan="2">Function</td></tr><tr><td>Latch signal</td><td>Shift signal</td></tr><tr><td>VDD</td><td>CL2 $\overline{\uparrow}$</td><td>CL1 $\overline{\uparrow}$</td><td>M</td><td>For common drive</td></tr><tr><td>GND</td><td>CL1 $\overline{\downarrow}$</td><td>CL2 $\overline{\downarrow}$</td><td>M</td><td>For segment drive</td></tr></table> *1 *1 *2				FCS Level	Channel 2		M Polarity	Function	Latch signal	Shift signal	VDD	CL2 $\overline{\uparrow}$	CL1 $\overline{\uparrow}$	M	For common drive	GND	CL1 $\overline{\downarrow}$	CL2 $\overline{\downarrow}$	M	For segment drive
FCS Level	Channel 2		M Polarity	Function																			
	Latch signal	Shift signal																					
VDD	CL2 $\overline{\uparrow}$	CL1 $\overline{\uparrow}$	M	For common drive																			
GND	CL1 $\overline{\downarrow}$	CL2 $\overline{\downarrow}$	M	For segment drive																			

Notes: *1. $\overline{\uparrow}$ and $\downarrow$ indicate the latches at rise and fall times, respectively.

*2. The output level relationship between channel 1 and channel 2 based on the FCS signal level as follows:

FCS	Data	M	Output Level	
			Channel 1(Y1 - Y20)	Channel 2(Y21 - Y40)
VDD (H)	H (Select)	H	V1	V2
		L	V2	V1
	L (Non-select)	H	V3	V6
		L	V4	V5
GND (L)	H (Select)	H	V1	V1
		L	V2	V2
	L (Non-select)	H	V3	V5
		L	V4	V6

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Ratings
Operating Voltage	V _{DD} *1	-0.3V to + 7.0V
LCD Driver Supply Voltage	V _{EE} *2	VDD - 13.5V to VDD+ 0.3V
Input Voltage 1	V _{IN1}	-0.3V to VDD + 0.3V
Input Voltage 2 (V1 - V6)	V _{IN2}	VDD + 0.3V to VEE -0.3V
Operating Temperature	T _{OPR}	-20℃ to + 75℃
Storage Temperature	T _{STG}	-55℃ to + 125℃

Note: 1.It will cause damage to IC if the supply voltage is greater than above.

2.Connect a protection resistor of 220Ω ±5% to VEE.

DC CHARACTERISTICS

(VDD = 5V $\pm$ 10%, VEE = -5V $\pm$ 10%, VSS = 0V, Ta = -20 to + 75°C)


Characteristics	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Voltage (CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS)	V _{IH}	0.7VDD	-	VDD	V	
	V _{IL}	0	-	0.3VDD	V	
Output Voltage (DL1, DL2, DR1, DR2)	V _{OH}	VDD-0.4	-	-	V	I _{OH} = -0.4mA
	V _{OL}	-	-	0.4	V	I _{OL} = +0.4mA
LCD Driver Voltage	V _{LCD}	3.0	-	11.0	V	V _{DD} - V5
Vi-Yj Voltage Descending V(V6 - 1)-Y(Y40 - 1)	V _{D1}	-	-	1.1	V	I _{ON} = 0.1mA for one of Yj
	V _{D2}	-	-	1.5	V	I _{ON} = 0.05mA for each Yj
Input Leakage Current (CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS)	I _{IL}	-5.0	-	5.0	μA	V _{IN} = 0 to V _{DD}
Vi Leakage Current V6 - 1	I _{VL}	-10.0	-	10.0	μA	V _{IN} = V _{DD} - V _{EE} (Output Y40 - 1: floating)
Power Supply Current	I _{CC}	-	-	1.0	mA	F _{CL2} = 400KHz
	I _{EE}	-	-	10	μA	F _{CL1} = 1KHz

SPLC100A vs. SPLC100A1

- (1) The test condition has been improved from I_{OH} = -0.35 mA (SPLC100A) to I_{OH} = -0.4mA (SPLC100A1)
- (2) The minimum working voltage of SPLC100A is 4.5V. In contrast, the minimum working voltage of SPLC100A1 is improved to 3.0V.


AC CHARACTERISTICS

Characteristics		Symbol	Min.	Typ.	Max.	Unit	Test Condition
Data Shift Frequency (CL2)		F_{CL}	-	-	400	KHz	
Clock	High Level (CL1, CL2)	t_{CWH}	800	-	-	ns	
	Low Level (CL2)	t_{CWL}	800	-	-	ns	
Data Set-up Time (DL1, DL2, DR1, DR2, FLM)		t_{SU}	300	-	-	ns	
Clock Set-up Time (CL1, CL2)		t_{SL}	500	-	-	ns	(CL2→CL1)
Clock Set-up Time (CL1, CL2)		t_{LS}	500	-	-	ns	(CL1→CL2)
Date Delay Time (DL1, DL2, DR1, DR2)		t_{PD}	-	-	500	ns	CL = 15pF
Clock Rise/Fall Time (CL1, CL2)		t_{CT}	-	-	200	ns	
Date Hold Time (DL1, DL2, DR1, DR2, FLM)		t_{DH}	300	-	-	ns	




APPLICATION NOTES


■ SEGMENT DRIVER



■ COMMON DRIVER




■ SEGMENT / COMMON DRIVER



PAD ASSIGNMENT AND LOCATIONS

■ PAD Assignment



Chip Size: 2152 μ m x 2380 μ m

This IC substrate should be connected to VDD

Note: To ensure IC function properly, please bond all of the VDD, VSS AVDD and AVSS pins.

Ordering Information

Product Number	Package Type
SPLC100A1-nnnnV-C	Chip form

Note1: Code number (nnnnV) is assigned for customer.

Note2: Code number (nnnn = 0000 - 9999); version (V = A - Z).


NOTE: SUNPLUS TECHNOLOGY GO., LTD reserves the right to make changes at any time without notice in order to improve the design and performance to supply the best possible product.

■ PAD Locations

Pad No	Pad Name	X	Y	Pad No	Pad Name	X	Y
1	Y27	-912	889	31	CL2	907	-826
2	Y26	-910	751	32	VSS	907	-690
3	Y25	-913	628	33	DL1	907	-565
4	Y24	-913	498	34	DR1	907	-434
5	Y23	-913	373	35	DL2	908	-312
6	Y22	-913	249	36	DR2	906	-188
7	Y21	-912	123	37	M	907	-63
8	Y20	-912	-2	38	SHL1	907	61
9	Y19	-912	-126	39	SHL2	907	186
10	Y18	-910	-249	40	FCS	907	309
11	Y17	-912	-373	41	V1	907	433
12	Y16	-912	-500	42	V2	907	561
13	Y15	-913	-628	43	V3	907	687
14	Y14	-912	-756	44	V4	907	825
15	Y13	-913	-891	45	V5	908	970
16	Y12	-912	-1023	46	V6	774	1020
17	Y9	-744	-1022	47	Y40	644	1021
18	Y10	-614	-1022	48	Y39	513	1021
19	Y11	-484	-1023	49	Y38	388	1021
20	Y8	-358	-1023	50	Y37	264	1022
21	Y7	-234	-1022	51	Y36	139	1021
22	VDD	-109	-1023	52	Y35	14	1022
23	Y6	16	-1023	53	Y30	-110	1021
24	Y5	139	-1023	54	Y31	-235	1022
25	Y4	265	-1022	55	Y32	-360	1021
26	Y3	390	-1023	56	Y33	-484	1021
27	Y2	513	-1023	57	Y34	-614	1022
28	Y1	642	-1023	58	Y29	-744	1022
29	VEE	772	-1023	59	Y28	-912	1022
30	CL1	908	-958				

■ PACKAGE Configuration

QFP 64L Top View






■ PACKAGE Information

QFP 64L Outline Dimensions

Unit: inch/mm



CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	3.40	—	—	0.134
A1	0.25	—	—	0.010	—	—
A2	2.50	2.72	2.80	0.098	0.107	0.114
D	23.20 BASIC			0.913 BASIC		
D1	20.00 BASIC			0.787 BASIC		
E	17.20 BASIC			0.677 BASIC		
E1	14.00 BASIC			0.551 BASIC		
R2	0.13	—	0.30	0.005	—	0.012
R1	0.13	—	—	0.005	—	—
Ø	0"	—	7"	0"	—	7"
Ø1	0"	—	—	0"	—	—
ALLOY 42 L/F Ø2 .03	7" REF			7" REF		
COPPER L/F Ø2 .03	15" REF			15" REF		
c	0.11	0.15	0.23	0.004	0.006	0.009
L	0.73	0.88	1.03	0.029	0.035	0.041
L1	1.60 REF			0.063 REF		
S	0.20	—	—	0.008	—	—

SYMBOL	64L					
	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
b	0.35	0.40	0.50	0.014	0.016	0.020
e	1.00 BSC.			0.039 BSC.		
D2	18.00 REF			0.709 REF		
E2	12.00 REF			0.472 REF		
aaa	0.25			0.010		
bbb	0.20			0.008		
ccc	0.20			0.008		
ddd	0.10			0.004		

DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.