



# SPT7710

### 8-BIT, 150 MSPS, FLASH A/D CONVERTER

APPLICATIONS

Transient capture

Radar, EW, ECM

•

Digital oscilloscopes

Direct RF down-conversion

#### **FEATURES**

- Metastable errors reduced to 1 LSB
- Low input capacitance: 10 pF
- · Wide input bandwidth: 210 MHz
- 150 MSPS conversion rate
- Typical power dissipation: 2.2 watts

#### **GENERAL DESCRIPTION**


The SPT7710 is a monolithic flash A/D converter capable of digitizing a two volt analog input signal into 8-bit digital words at a 150 MSPS (typ) update rate.

For most applications, no external sample-and-hold is reguired for accurate conversion due to the device's narrow aperture time, wide bandwidth, and low input capacitance. A single standard –5.2 volt power supply is required for operation of the SPT7710, with nominal power dissipation

of 2.2 W. A proprietary decoding scheme reduces metastable errors to the 1 LSB level.

Medical electronics: ultrasound. CAT instrumentation

The SPT7710 is available in 42-lead ceramic sidebrazed DIP, surface-mount 44-lead cerguad and 46-lead PGA packages; the cerguad and PGA packages allow access to additional reference ladder taps, an overrange bit, and a data ready output. The SPT7710 is available in the industrial temperature range.



**TECHNICAL DATA** 

AUGUST 17, 2001

#### ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)<sup>1</sup> 25 °C

#### Supply Voltages

Negative Supply Voltage (V <sub>EE</sub> TO GND) – Ground Voltage Differential	
nput Voltage Analog Input Voltage	$V_{}$ to $\pm 0.5 V_{}$

#### In

Analog Input Voltage	V <sub>EE</sub> to +0.5 V
Reference Input Voltage	V <sub>EE</sub> to +0.5 V
Digital Input Voltage	V <sub>EE</sub> to +0.5 V
Reference Current V <sub>RTF</sub> to V <sub>RBF</sub>	

#### Output

```
Digital Output Current .....0 to -30 mA
```

#### Temperature

Operating Temperature, ambient25 to +85 °C	;
junction +150 °C	;
Lead Temperature, (soldering 10 seconds) +300 °C	;
Storage Temperature65 to +150 °C	;

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

#### **ELECTRICAL SPECIFICATIONS**

 $T_{A}=T_{MIN} \text{ to } T_{MAX}, V_{EE}=-5.2 \text{ V}, R_{Source}=50 \Omega, V_{RBF}=-2.00 \text{ V}, V_{R2}=-1.00 \text{ V}, V_{RTF}=0.00 \text{ V}, f_{CLK}=125 \text{ MHz}, \text{ Duty Cycle}=50\%, \text{ unless otherwise specified}.$ 

PARAMETERS	TEST CONDITIONS	TEST LEVEL	S MIN	PT7710A TYP	МАХ	S MIN	PT7710E TYP	B MAX	UNITS
DC Accuracy Integral Linearity Error Differential Linearity Error No missing codes	$f_{\rm CLK}$ = 100 kHz $f_{\rm CLK}$ = 100 kHz	VI VI	-0.75 -0.75 G	±0.60 Juarantee	+0.75 +0.75 d	-0.95 -0.95 G	±0.80 Juarantee	+0.95 +0.95 ed	LSB LSB
Analog Input Offset Error V <sub>RT</sub> Offset Error V <sub>RB</sub> Input Voltage Range Input Capacitance Input Caracitance Input Current Input Slew Rate Large Signal Bandwidth Small Signal Bandwidth Clock Synchronous Input Currents	Over full input range V <sub>IN</sub> =F.S. V <sub>IN</sub> =500 mV <sub>P-P</sub>		-30 -30 -2.0	10 15 250 1,000 210 335 40	+30 +30 0.0 500	30 30 2.0	10 15 250 1,000 210 335 40	+30 +30 0.0 500	mV mV Volts pF kΩ μA V/μs MHz MHz MHz
Reference Input Ladder Resistance Reference Bandwidth		VI V	100	200 10	300	100	200 10	300	Ω MHz
Timing Characteristics Maximum Sample Rate Clock to Data Delay Output Delay Tempco CLK-to-Data Ready Delay (t <sub>D</sub> ) Aperture Jitter Acquisition Time		IV V V V V	125	150 2.4 2.0 5 1.5		125	150 2.4 2.0 5 1.5		MSPS ns ps/°C ns ps ns
Dynamic Performance Signal-to-Noise Ratio Total Harmonic Distortion Signal-to-Noise and Distortion (SINAD)	$f_{IN} = 3.58 \text{ MHz}$ $f_{IN} = 50 \text{ MHz}$ $f_{IN} = 3.58 \text{ MHz}$ $f_{IN} = 50 \text{ MHz}$ $f_{IN} = 3.58 \text{ MHz}$ $f_{IN} = 50 \text{ MHz}$	VI VI VI VI VI VI	46 42 45 39	48 46 –52 –44 48 42	48 40	45 40 43 37	47 44 -50 -43 46 40	-46 -39	dB dB dB dB dB dB dB

#### **ELECTRICAL SPECIFICATIONS**

T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>EE</sub>=-5.2 V, R<sub>Source</sub>=50 Ω, V<sub>RBF</sub>=-2.00 V, V<sub>R2</sub>=-1.00 V, V<sub>RTF</sub>=0.00 V, *f*<sub>CLK</sub>=125 MHz, Duty Cycle=50%, unless otherwise specified.

PARAMETERS	TEST CONDITIONS	TEST LEVEL	SF MIN	PT7710A TYP	МАХ	SF MIN	PT7710B TYP	МАХ	UNITS
Digital Inputs Digital Input High Voltage (MINV, LINV) Digital Input Low Voltage (MINV, LINV) Clock Low Width, t <sub>PWL</sub> Clock High Width, t <sub>PWH</sub>		VI VI VI VI	-1.1 -2.0	4 4	-0.7 -1.5 5 5	-1.1 -2.0	4 4	-0.7 -1.5 5 5	Volts Volts ns ns
Digital Outputs Digital Output High Voltage Digital Output Low Voltage	50 Ω to -2 V 50 Ω to -2 V	VI VI	-1.1		-1.5	-1.1		-1.5	Volts Volts
Power Supply Requirements Supply Current Power Dissipation	+25 °C +25 °C	VI VI		425 2.2	550 2.9		425 2.2	550 2.9	mA W

#### **TEST LEVEL CODES**

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all test are pulsed tests; therefore,  $T_J = T_C = T_A$ .

#### LEVEL TEST PROCEDURE

T

100% production tested at the specified temperature.

- II 100% production tested at  $T_A = +25$  °C, and sample tested at the specified temperatures.
- III QA sample tested only at the specified temperatures.
- IV Parameter is guaranteed (but not tested) by design and characterization data.
- V Parameter is a typical value for information purposes only.
- VI 100% production tested at  $T_A = +25$  °C. Parameter is guaranteed over specified temperature range.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 1 – Typical Interface Circuit 1



#### **GENERAL DESCRIPTION**


The SPT7710 is a fast monolithic 8-bit parallel flash A/D converter. The nominal conversion rate is 150 MSPS and the analog bandwidth is in excess of 200 MHz. A major advance over previous flash converters is the inclusion of 256 input preamplifiers between the reference ladder and input comparators. (See block diagram.) This not only reduces clock transient kickback to the input and reference ladder due to a low AC beta but also reduces the effect of the dynamic state of the input signal on the latching characteristics of the input comparators. The preamplifiers act as buffers and stabilize the input capacitance so that it remains constant for varying input voltages and frequencies and, therefore, makes the part easier to drive than previous flash converters. The SPT7710 incorporates a proprietary decoding scheme that reduces metastable errors (sparkle codes or flyers) to a maximum of 1 LSB.

The SPT7710 has true differential analog and digital data paths from the preamplifiers to the output buffers (Current Mode Logic) for reducing potential missing codes while rejecting common mode noise.

Signature errors are also reduced by careful layout of the analog circuitry. Every comparator also has a clock buffer to reduce differential delays and to improve signal-to-noise ratio. The output drive capability of the device can provide full ECL swings into 50  $\Omega$  loads.

#### **TYPICAL INTERFACE CIRCUIT**

The typical interface circuit is shown in figure 1. The SPT7710 is relatively easy to apply depending on the accuracy needed in the intended application. Wire-wrap may be employed with careful point-to-point ground connections if desired, but to achieve the best operation, a



#### Figure 2 – Typical Interface Circuit 2 (PGA and Cerquad packages only)

double-sided PC board with a ground plane on the component side separated into digital and analog sections will give the best performance. The converter is bonded-out to place the digital pins on the left side of the package and the analog pins on the right side. Additionally, an RF bead connection through a single point from the analog to digital ground planes will reduce ground noise pickup.

The circuit in figure 2 (PGA and cerquad packages only) is intended to show the most elaborate method of achieving the least error by correcting for integral nonlinearity, input induced distortion, and power supply/ground noise. This is achieved by the use of external reference ladder tap connections, an input buffer, and supply decoupling. The function of each pin and external connections to other components is as follows:

#### VEE, AGND, DGND

 $V_{EE}$  is the supply pin with AGND as ground for the device. The power supply pins should be bypassed as close to the device as possible with at least a .01 µF ceramic capacitor. A 1 µF tantalum should also be used for low frequency suppression. DGND is the ground for the ECL outputs and is to be referenced to the output pulldown voltage and appropriately bypassed as shown in figure 1.

#### VIN (ANALOG INPUT)

There are two analog input pins that are tied to the same point internally. Either one may be used as an analog input *sense* and the other for input *force*. This is convenient for testing the source signal to see if there is sufficient drive capability. The pins can also be tied together and driven by

Table I – Output Coding		BINARY TWOS COMPLEMENT		IPLEMENT	
		TRUE	INVERTED	TRUE	INVERTED
		MINV=LINV=0	MINV=LINV=1	MINV=1; LINV=0	MINV=0; LINV=1
ANALOG INPUT VOLTAGE	D8	D7D0	D7D0	D7D0	D7D0
-2 V + 1/2 LSB	0	00000000 🔨	11111111	10000000	01111111
		00000001 🗸	11111110 -	1000001 -	01111110 -
–1.0 V	0	01111111 \prec	10000000 🔨	11111111 -	00000000 🔨
		1000000	01111111 🗸	0000000	11111111 🗸
0 V – 1/2 LSB	0	11111111 🔨	00000000 🔨	01111111	10000000 🔨
		11111110 🗸	00000001 🗸	01111110	1000001 -
≥0 V	1	11111111	00000000	01111111	1000000

the same source. The SPT7710 is superior to similar devices, due to a preamplifier stage before the comparators. This makes the device easier to drive because it has constant capacitance and induces less slew rate distortion. An optional input buffer may be used.

#### CLK, CLK (CLOCK INPUTS)

The clock inputs are designed to be driven differentially with ECL levels. The clock may be driven single-ended since  $\overline{CLK}$  is internally biased to -1.3 V. (See clock input circuit.)  $\overline{CLK}$  may be left open, but a .01 µF bypass capacitor from  $\overline{CLK}$  to AGND is recommended. NOTE: System performance may be degraded due to increased clock noise or jitter.

#### MINV, LINV (OUTPUT LOGIC CONTROL)

These are ECL-compatible digital controls for changing the output code from straight binary to two's complement, etc. For more information, see table I. Both MINV and LINV are in the logic low (0) state when they are left open. The high state can be obtained by tying to AGND through a diode or 3.9 k $\Omega$  resistor.

#### D0 TO D7 (DIGITAL OUTPUTS)

The digital outputs can drive ECL levels into 50  $\Omega$  when pulled down to –2 V. When pulled down to –5.2 V, the outputs can drive 150  $\Omega$  to 1 k $\Omega$  loads.

#### V<sub>RBF</sub>, V<sub>R2</sub>, V<sub>RTF</sub> (REFERENCE INPUTS)

There are two reference inputs and one external reference voltage tap. These are -2 V (V<sub>RBF</sub>), mid-tap (V<sub>R2</sub>), and AGND (V<sub>RTF</sub>). The reference pins can be driven as shown in figure 1. V<sub>R2</sub> should be bypassed to AGND for further noise suppression.

#### V<sub>RBF</sub>, V<sub>RBS</sub>, V<sub>R1</sub>, V<sub>R2</sub>, V<sub>R3</sub>, V<sub>RTF</sub>, V<sub>RTS</sub> REFERENCE INPUTS (*PGA AND CERQUAD PACKAGES ONLY*)

These are five external reference voltage taps from -2 V (V<sub>RBF</sub>) to AGND (V<sub>RTF</sub>) that can be used to control integral linearity over temperature. The taps can be driven by op amps as shown in figure 2. These voltage level inputs can be bypassed to AGND for further noise suppression if so desired. V<sub>RB</sub> and V<sub>RT</sub> have force and sense pins for monitoring the top and bottom voltage references.

#### N/C

All *Not Connected* pins should be tied to DGND on the left side of the package and to AGND on the right side of the package.

#### DREAD – DATA READY; DRINV – DATA READY INVERSE (PGA AND CERQUAD PACKAGES ONLY)

The data ready pin is a flag that goes high or low at the output when data is valid or ready to be received. It is essentially a delay line that accounts for the time necessary for information to be clocked through the SPT7710's decoders and latches. This function is useful for interfacing with high-speed memory. Using the data ready output to latch the output data ensures minimum set-up and hold times. DRINV is a data ready inverse control pin. (See the timing diagram.)

## D8 – OVERRANGE (PGA AND CERQUAD PACKAGES ONLY)

This is an overrange function. When the SPT7710 is in an overrange condition, D8 goes high and all data outputs go high as well. This makes it possible to include the SPT7710 into higher resolution systems.


#### **OPERATION**

The SPT7710 has 256 preamp/comparator pairs that are each supplied with the voltage from  $V_{RTF}$  to  $V_{RBF}$  divided equally by the resistive ladder as shown in the block diagram. This voltage is applied to the positive input of each preamplifier/comparator pair. An analog input voltage applied at  $V_{IN}$  is connected to the negative inputs of each preamplifier/comparator pair. The comparators are then clocked through each comparator's individual clock buffer. When CLK pin is in the low state, the master or input stage of the comparators compares the analog input voltage to the respective reference voltage. When CLK changes from low to high, the comparators are latched to the state prior to the clock transition and output logic codes in

#### Figure 3 – Timing Diagram

sequence from the top comparators, closest to  $V_{RTF}$  (0 V), down to the point where the magnitude of the input signal changes sign (thermometer code). The output of each comparator is then registered into four 64-to-6 bit decoders when CLK is changed from high to low.

At the output of the decoders is a set of four 7-bit latches that are enabled (*track*) when CLK changes from high to low. From here, the outputs of the latches are coded into 6 LSBs from 4 columns, and 4 columns are coded into 2 MSBs. Next are the MINV and LINV controls for output inversions, which consist of a set of eight XOR gates. Finally, 8 ECL output latches and buffers are used to drive the external loads. The conversion takes one clock cycle from the input to the data outputs.






Figure 5 – Clock Input





Figure 6 – Burn-In Circuit (42-lead DIP Package only)




#### **EVALUATION BOARDS**

The EB7710 evaluation board is available to aid designers in demonstrating the full performance of the SPT7710. This board includes a voltage reference circuit, clock driver circuit, output data latches, and an on-board reconstruction of the digital data. An application note describing the operation of this board, as well as application tips, is also available. Contact the factory for price and delivery.

 $\mathsf{V}_{\mathsf{EE}}$ 


#### PACKAGE OUTLINES


#### 42-Lead Sidebrazed DIP




	INC	HES	MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.081	0.099	2.06	2.51
В	0.016	0.020	0.41	0.51
С	0.095	0.105	2.41	2.67
D	.050	) typ	1.27	
E	.050	) typ	1.27	
F		0.275		6.99
G	2.080	2.120	52.83	53.85
Н	0.585	0.605	14.86	15.37
1	0.008	0.015	0.20	0.38
J	0.600	0.620	15.24	15.75

#### 46-Lead Pin Grid Array






#### 44-Lead Cerquad



	INC	HES	MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
A	0.55	0 typ	13.9	7 typ
В	0.685	0.709	17.40	18.00
С	0.037	0.041	0.94	1.04
D	0.01	6 typ	0.41	typ
E	0.00	8 typ	0.20	) typ
F	0.027	0.051	0.69	1.30
G	0.006 typ		0.15	5 typ
Н	0.080	0.089	2.03	2.26



#### **PIN FUNCTIONS**

Name	Function
LINV	D0 through D6 Output Inversion Control Pin
V <sub>EE</sub>	Negative Analog Supply Nominally –5.2 V
DGND	Digital Ground
D0	Digital Data Output (LSB)
D1–D6	Digital Data Output
D7	Digital Data Output (MSB)
MINV	D7 Output Inversion Control Pin
CLK	Inverse ECL Clock Input Pin
CLK	ECL Clock Input Pin
AGND	Analog Ground
V <sub>IN</sub>	Analog Input; Can be Connected to the Input Signal or Used as a Sense
V <sub>R2</sub>	Reference Voltage Tap 2 (-1.0 V typ)
V <sub>RTF</sub>	Reference Voltage Top
V <sub>RBF</sub>	Reference Voltage Bottom

The following pins are on PGA and cerquad packages only.

DRINV	Data Ready Inverse
DREAD	Data Ready Output
Overrange	Overrange Output D8
V <sub>R1</sub>	Reference Voltage Tap 1 (-1.5 V typ)
V <sub>R3</sub>	Reference Voltage Tap 3 (-0.5 V typ)
V <sub>RTS</sub>	Reference Voltage Top, Sense
V <sub>RBS</sub>	Reference Voltage Bottom, Sense

#### **ORDERING INFORMATION**

PART NUMBER	LINEARITY	TEMPERATURE RANGE	PACKAGE TYPE
SPT7710AIJ	0.75 LSB	–25 to +85 °C	42L Ceramic S/B
SPT7710BIJ	0.95 LSB	–25 to +85 °C	42L Ceramic S/B
SPT7710AIG	0.75 LSB	–25 to +85 °C	46L PGA
SPT7710BIG	0.95 LSB	–25 to +85 °C	46L PGA
SPT7710AIQ	0.75 LSB	–25 to +85 °C	44L Cerquad
SPT7710BIQ	0.95 LSB	–25 to +85 °C	44L Cerquad
SPT7710BCU	0.95 LSB	+25 °C	Die*

\*Please see the die specification for guaranteed electrical performance.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© Copyright 2002 Fairchild Semiconductor Corporation