

# SSM1N45B

#### 450V N-Channel MOSFET

#### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic ballasts based on half bridge configuration.

#### **Features**

- 0.5A, 450V,  $R_{DS(on)} = 4.25\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 6.5 nC)
- Low Crss (typical 6.5 pF)
- 100% avalanche tested
- · Improved dv/dt capability
- Gate-Source Voltage ± 50V guaranteed





## Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	1900	SSM1N45B	Units
V <sub>DSS</sub>	Drain-Source Voltage	07\//0	450	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		0.5	Α
	- Continuous (T <sub>C</sub> = 100°C)		0.32	Α
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	4.0	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 50	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	108	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	0.5	Α
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	0.25	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C)		0.9	W
	Power Dissipation (T <sub>L</sub> = 25°C)	1000	2.5	W
	- Derate above 25°C		0.02	W/°C
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

#### **Thermal Characteristics**

Symbol	Parameter		Тур	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 6b)		63	°C/W

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	450			V
$\Delta BV_{DSS}$ / $\Delta T_J$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.5		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 450 V, V <sub>GS</sub> = 0 V			10	μА
		V <sub>DS</sub> = 360 V, T <sub>C</sub> = 125°C			100	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 50 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -50 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics					
V <sub>GS(th)</sub> Gate Threshold Voltage		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		3.0	3.7	V
(- )		$V_{DS} = V_{GS}, I_{D} = 250 \text{ mA}$	3.5	4.2	4.9	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.25 A		3.4	4.25	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 0.25 A (Note 4)		0.7		S
Ciss	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		185	240	pF
Ciss	Input Capacitance	Vpc = 25 V Vcc = 0 V		185	240	pF
	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		185 29 6.5	240 40 8.5	pF pF
C <sub>oss</sub>	Output Capacitance Reverse Transfer Capacitance			29	40	pF
C <sub>oss</sub> C <sub>rss</sub>	Output Capacitance			29	40	pF
C <sub>oss</sub> C <sub>rss</sub> Switch	Output Capacitance Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time			29	40	pF
C <sub>oss</sub> C <sub>rss</sub> Switch	Output Capacitance Reverse Transfer Capacitance ing Characteristics	f = 1.0 MHz		29 6.5 7.5 21	40 8.5	pF pF
$C_{oss}$ $C_{rss}$ Switch $t_{d(on)}$ $t_{r}$ $t_{d(off)}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	f = 1.0  MHz $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$		29 6.5 7.5	40 8.5 25	pF pF
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time	f = 1.0 MHz V <sub>DD</sub> = 225 V, I <sub>D</sub> = 0.5 A,		29 6.5 7.5 21	40 8.5 25 50	pF pF
$C_{oss}$ $C_{rss}$ Switch $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	f = 1.0  MHz $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$		29 6.5 7.5 21 23	40 8.5 25 50 55	pF pF ns ns
$\begin{array}{c} C_{oss} \\ C_{rss} \\ \\ \hline \\ Switch \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ C_{g} \\ C_{gs} \\ \\ \end{array}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$ $(Note 4.5)$ $V_{DS} = 360 \text{ V}, I_D = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$		29 6.5 7.5 21 23 36	40 8.5 25 50 55 80	pF pF ns ns ns ns
Switchi t <sub>d(on)</sub> t <sub>r</sub>	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$ (Note 4.5) $V_{DS} = 360 \text{ V}, I_D = 0.5 \text{ A},$	   	7.5 21 23 36 6.5	40 8.5 25 50 55 80 8.5	pF pF ns ns ns
$C_{oss}$ $C_{rss}$ Switch $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$ $(Note 4.5)$ $V_{DS} = 360 \text{ V}, I_D = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ $(Note 4.5)$	   	7.5 21 23 36 6.5 0.9	40 8.5 50 55 80 8.5	pF pF ns ns ns ns
$\begin{array}{c} C_{oss} \\ C_{rss} \\ \hline \\ \textbf{Switch} \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ Q_{g} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $R_{G} = 25 \Omega$ $(Note 4.5)$ $V_{DS} = 360 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ $(Note 4.5)$ and Maximum Ratings	   	7.5 21 23 36 6.5 0.9	40 8.5 50 55 80 8.5	pF pF ns ns ns ns
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $R_{G} = 25 \Omega$ $(Note 4,5)$ $V_{DS} = 360 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ $(Note 4,5)$ $Note 4,5)$ $Not$	     	29 6.5 7.5 21 23 36 6.5 0.9 3.2	40 8.5 25 50 55 80 8.5 	pF pF ns ns ns ns nc nC
$C_{oss}$ $C_{rss}$ Switchi $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Output Capacitance Reverse Transfer Capacitance  ing Characteristics  Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics au Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, I_D = 0.5 \text{ A},$ $R_G = 25 \Omega$ $V_{DS} = 360 \text{ V}, I_D = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ $\text{(Note 4.5)}$ $\text{Note 4.5}$	     	29 6.5 7.5 21 23 36 6.5 0.9 3.2	40 8.5 25 50 55 80 8.5 	pF pF ns ns ns nc nC
$C_{oss}$ $C_{rss}$ Switch $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$	Output Capacitance Reverse Transfer Capacitance  ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics as Maximum Continuous Drain-Source Dio	$f = 1.0 \text{ MHz}$ $V_{DD} = 225 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $R_{G} = 25 \Omega$ $(Note 4,5)$ $V_{DS} = 360 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ $(Note 4,5)$ $Note 4,5)$ $Not$	     	29 6.5 7.5 21 23 36 6.5 0.9 3.2	40 8.5 50 55 80 8.5   0.5 4.0	ns ns ns ns nC nC

- Notes: 
  1. Repetitive Rating : Pulse width limited by maximum junction temperature 
  2. L = 75mH,  $I_{AS}$  = 1.6A,  $V_{DD}$  = 50V,  $R_{G}$  = 25  $\Omega$ , Starting  $T_{J}$  = 25°C 
  3.  $I_{SD}$  ≤ 0.5A, didt ≤ 300A/ $\mu$ A,  $V_{DD}$  ≤  $P_{DSS}$ , Starting  $T_{J}$  = 25°C 
  4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 
  5. Essentially independent of operating temperature 
  6. a) Reference point of the  $R_{\theta JL}$  is the drain lead 
  b) When mounted on the minimum pad size recommended (PCB Mount) 
  ( $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance.  $R_{\theta CA}$  is determined by the user's board design)

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 6. Gate Charge Characteristics

©2004 Fairchild Semiconductor Corporation Rev. A, May 2004

# Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2004 Fairchild Semiconductor Corporation Rev. A, May 2004

#### **Gate Charge Test Circuit & Waveform**





#### **Resistive Switching Test Circuit & Waveforms**







### **Unclamped Inductive Switching Test Circuit & Waveforms**





#### Peak Diode Recovery dv/dt Test Circuit & Waveforms





©2004 Fairchild Semiconductor Corporation Rev. A, May 2004

# **Package Dimensions** SOT-223 $0.65 \pm 0.20$ $3.00 \pm 0.10$ MAX1.80 1.75 ±0.20 (0.60) $3.50 \pm 0.20$ 0.06 +0.04 -0.02 $7.00 \pm 0.30$ (0.60)2.30 TYP 0° -10° 0.70 ±0.10 0.25 +0.10 -0.05 (0.95)(0.95)4.60 ±0.25 1.60 ±0.20 (0.46) $6.50 \pm 0.20$ Dimensions in Millimeters

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST <sup>®</sup>	ISOPLANAR™	Power247™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6
CoolFET™	FRFET™	MicroFET™	QFET <sup>®</sup>	SuperSOT™-8
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
DOME™	GTO™	MICROWIRE™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EcoSPARK™	HiSeC™	MSX™	Quiet Series™	TINYOPTO™
E <sup>2</sup> CMOS™	I <sup>2</sup> C™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	i-Lo™	OCX™	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro™	μSerDes™	UltraFET <sup>®</sup>
FACT Quiet Series™		OPTOLOGIC <sup>®</sup>	SILENT SWITCHER®	VCX™
Across the board. Around the world.™		OPTOPLANAR™	SMART START™	
The Power Franchise	e <sup>®</sup>	PACMAN™	SPM™	
Programmable Active	e Droop™	POP™	Stealth™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.