

# N-CHANNEL 24V - 0.0042 Ω - 60A DPAK/IPAK STripFET<sup>TM</sup> III POWER MOSFET

| TYPE        | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub>      |
|-------------|------------------|---------------------|---------------------|
| STD100NH02L | 24 V             | < 0.0048 Ω          | 60 A <sup>(2)</sup> |


- TYPICAL  $R_{DS}(on) = 0.0042 \Omega @ 10 V$
- TYPICAL  $R_{DS}(on) = 0.005 \Omega @ 5 V$
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

#### **DESCRIPTION**


The STD100NH02L utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. This is suitable fot the most demanding DC-DC converter application where high efficiency is to be achieved.

#### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



#### **INTERNAL SCHEMATIC DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol                | Parameter  | Value      | Unit |
|-----------------------|--|------------|------|
| V <sub>spike(1)</sub> | Drain-source Voltage Rating                          | 30         | V    |
| V <sub>DS</sub>       | Drain-source Voltage (V <sub>GS</sub> = 0)           | 24         | V    |
| $V_{DGR}$             | Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) | 24         | V    |
| V <sub>GS</sub>       | Gate- source Voltage                                 | ± 20       | V    |
| I <sub>D</sub> (2)    | Drain Current (continuous) at T <sub>C</sub> = 25°C  | 60         | А    |
| I <sub>D</sub> (2)    | Drain Current (continuous) at T <sub>C</sub> = 100°C | 60         | А    |
| I <sub>DM</sub> (3)   | Drain Current (pulsed)                               | 240        | А    |
| P <sub>tot</sub>      | Total Dissipation at T <sub>C</sub> = 25°C           | 100        | W    |
| 190 1                 | Derating Factor                                      | 0.67       | W/°C |
| E <sub>AS</sub> (4)   | Single Pulse Avalanche Energy                        | 800        | mJ   |
| T <sub>stg</sub>      | Storage Temperature                                  | -55 to 175 | °C   |
| Tj                    | Max. Operating Junction Temperature                  | -03 to 173 |      |



#### THERMAL DATA

| Rthj-case<br>Rthj-amb<br>T <sub>I</sub> | Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose | Max<br>Max | 1.5<br>100<br>275 | °C/W<br>°C/W<br>°C |  |
|---|---|------------|-------------------|--------------------|--|
|---|---|------------|-------------------|--------------------|--|

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

| Symbol               | Parameter  | Test Conditions   | Min. | Тур. | Max.    | Unit     |
|----------------------|--|---|------|------|---------|----------|
| V <sub>(BR)DSS</sub> | Drain-source<br>Breakdown Voltage                        | $I_D = 25 \text{ mA}, V_{GS} = 0$                                       | 24   |      |         | V        |
| I <sub>DSS</sub>     | Zero Gate Voltage<br>Drain Current (V <sub>GS</sub> = 0) | V <sub>DS</sub> = 20 V<br>V <sub>DS</sub> = 20 V T <sub>C</sub> = 125°C |      |      | 1<br>10 | μA<br>μA |
| IGSS                 | Gate-body Leakage<br>Current (V <sub>DS</sub> = 0)       | $V_{GS} = \pm 20V$  |      |      | ±100    | nA       |

| N (5)               |                                      |   |  |      |                 |                 |          |
|---------------------|--------------------------------------|---|--|------|-----------------|-----------------|----------|
| Symbol              | Parameter                            | Test Co   | onditions                                      | Min. | Тур.            | Max.            | Unit     |
| V <sub>GS(th)</sub> | Gate Threshold Voltage               | $V_{DS} = V_{GS}$                               | I <sub>D</sub> = 250 μA                        | 1    | 1.8             |                 | V        |
| R <sub>DS(on)</sub> | Static Drain-source On<br>Resistance | V <sub>GS</sub> = 10 V<br>V <sub>GS</sub> = 5 V | I <sub>D</sub> = 30 A<br>I <sub>D</sub> = 15 A |      | 0.0042<br>0.005 | 0.0048<br>0.009 | $\Omega$ |

#### **DYNAMIC**

| Symbol   | Parameter  | Test Conditions   | Min. | Тур.                | Max. | Unit           |
|--|--|---|------|---------------------|------|----------------|
| g <sub>fs</sub> (5)                                      | Forward Transconductance   | $V_{DS} = 10 \text{ V}$ $I_{D} = 30 \text{ A}$                        |      | 50                  |      | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input Capacitance<br>Output Capacitance<br>Reverse Transfer<br>Capacitance | $V_{DS} = 15V f = 1 MHz V_{GS} = 0$                                   |      | 3940<br>1020<br>110 |      | pF<br>pF<br>pF |
| R <sub>G</sub>   | Gate Input Resistance  | f = 1 MHz Gate DC Bias = 0<br>Test Signal Level = 20 mV<br>Open Drain |      | 1.1                 |      | Ω              |

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

| Symbol   | Parameter  | Test Coi  | Test Conditions  |  | Тур.          | Max. | Unit           |
|--|--|---|--|--|---------------|------|----------------|
| t <sub>d(on)</sub><br>t <sub>r</sub>                 | Turn-on Delay Time<br>Rise Time                              | $V_{DD}$ = 10 V $R_G$ = 4.7 $\Omega$ (Resistive Load                | $I_D = 30 \text{ A}$<br>$V_{GS} = 10 \text{ V}$<br>, Figure 3) |  | 15<br>200     |      | ns<br>ns       |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge | V <sub>DD</sub> = 10 V I <sub>D</sub> = 60 A V <sub>GS</sub> = 10 V |  |  | 62<br>12<br>8 | 84   | nC<br>nC<br>nC |
| Q <sub>oss</sub> (6)                                 | Output Charge  | V <sub>DS</sub> = 16 V  | V <sub>GS</sub> = 0 V  |  | 24            |      | nC             |
| Q <sub>gls</sub> (7)                                 | Third-quadrant Gate Charge                                   | V <sub>DS</sub> < 0 V   | V <sub>GS</sub> = 10 V   |  | 56.5          |      | nC             |


#### **SWITCHING OFF**

| Symbol               | Parameter                        | Test Conditions |                        | Min. | Тур.     | Max. | Unit     |
|----------------------|----------------------------------|-----------------|------------------------|------|----------|------|----------|
| $t_{d(off)} \ t_{f}$ | Turn-off Delay Time<br>Fall Time | 55              | = 30 A<br>= 10 V<br>3) |      | 60<br>35 | 47   | ns<br>ns |


#### **SOURCE DRAIN DIODE**

| Symbol   | Parameter  | Test Conditions   |  | Min. | Тур.            | Max.      | Unit          |
|--|--|---|--|------|-----------------|-----------|---------------|
| I <sub>SD</sub><br>I <sub>SDM</sub>                    | Source-drain Current<br>Source-drain Current (pulsed)                        |   |  |      |                 | 60<br>240 | A<br>A        |
| V <sub>SD</sub> (5)                                    | Forward On Voltage   | I <sub>SD</sub> = 30 A  | $V_{GS} = 0$   |      |                 | 1.3       | V             |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>RRM</sub> | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | I <sub>SD</sub> = 60 A<br>V <sub>DD</sub> = 15 V<br>(see test circu | di/dt = 100A/ $\mu$ s<br>$T_j = 150$ °C<br>it, Figure 5) |      | 47<br>58<br>2.5 |           | ns<br>nC<br>A |

#### Safe Operating Area




#### Thermal Impedance




<sup>(1)</sup> Garanted when external Rg=4.7  $\Omega$  and  $t_i < t_{fmax}$ . (2) Value limited by wire bonding (3) Pulse width limited by safe operating area. (4) Starting  $T_j = 25$  °C,  $I_D = 30$ A,  $V_{DD} = 15$ V .

<sup>(5)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %. (6)  $Q_{OSS} = C_{OSS}^* \Delta \ V_{in}$ ,  $C_{OSS} = C_{gd} + C_{ds}$ . See Appendix A (7) Gate charge for synchronous operation


#### **Output Characteristics**




#### Transconductance




#### Gate Charge vs Gate-source Voltage




#### **Transfer Characteristics**



#### Static Drain-source On Resistance




#### Capacitance Variations




57


#### Normalized Gate Threshold Voltage vs Temperature



#### Source-drain Diode Forward Characteristics



#### Normalized on Resistance vs Temperature



#### Normalized Breakdown Voltage vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit





Fig. 3: Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




# TO-251 (IPAK) MECHANICAL DATA

| DIM.   |      | mm   |      | inch  |       |       |
|--------|------|------|------|-------|-------|-------|
| DIIVI. | MIN. | TYP. | MAX. | MIN.  | TYP.  | MAX.  |
| Α      | 2.2  |      | 2.4  | 0.086 |       | 0.094 |
| A1     | 0.9  |      | 1.1  | 0.035 |       | 0.043 |
| A3     | 0.7  |      | 1.3  | 0.027 |       | 0.051 |
| В      | 0.64 |      | 0.9  | 0.025 |       | 0.031 |
| B2     | 5.2  |      | 5.4  | 0.204 |       | 0.212 |
| В3     |      |      | 0.85 |       |       | 0.033 |
| B5     |      | 0.3  |      |       | 0.012 |       |
| B6     |      |      | 0.95 |       |       | 0.037 |
| С      | 0.45 |      | 0.6  | 0.017 |       | 0.023 |
| C2     | 0.48 |      | 0.6  | 0.019 |       | 0.023 |
| D      | 6    |      | 6.2  | 0.236 |       | 0.244 |
| Е      | 6.4  |      | 6.6  | 0.252 |       | 0.260 |
| G      | 4.4  |      | 4.6  | 0.173 |       | 0.181 |
| Н      | 15.9 |      | 16.3 | 0.626 |       | 0.641 |
| L      | 9    |      | 9.4  | 0.354 |       | 0.370 |
| L1     | 0.8  |      | 1.2  | 0.031 |       | 0.047 |
| L2     |      | 0.8  | 1    |       | 0.031 | 0.039 |



# TO-252 (DPAK) MECHANICAL DATA


| DIM.   |      | mm   |      |       | inch  |       |
|--------|------|------|------|-------|-------|-------|
| Dilwi. | MIN. | TYP. | MAX. | MIN.  | TYP.  | MAX.  |
| А      | 2.2  |      | 2.4  | 0.086 |       | 0.094 |
| A1     | 0.9  |      | 1.1  | 0.035 |       | 0.043 |
| A2     | 0.03 |      | 0.23 | 0.001 |       | 0.009 |
| В      | 0.64 |      | 0.9  | 0.025 |       | 0.035 |
| B2     | 5.2  |      | 5.4  | 0.204 |       | 0.212 |
| С      | 0.45 |      | 0.6  | 0.017 |       | 0.023 |
| C2     | 0.48 |      | 0.6  | 0.019 |       | 0.023 |
| D      | 6    |      | 6.2  | 0.236 |       | 0.244 |
| Е      | 6.4  |      | 6.6  | 0.252 |       | 0.260 |
| G      | 4.4  |      | 4.6  | 0.173 |       | 0.181 |
| Н      | 9.35 |      | 10.1 | 0.368 |       | 0.397 |
| L2     |      | 0.8  |      |       | 0.031 |       |
| L4     | 0.6  |      | 1    | 0.023 |       | 0.039 |




#### **DPAK FOOTPRINT**

# 6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

#### **TUBE SHIPMENT (no suffix)\***



#### TAPE AND REEL SHIPMENT (suffix "T4")\*




#### REEL MECHANICAL DATA

| DIM. | m    | m    | ine   | ch     |
|------|------|------|-------|--------|
|      | MIN. | MAX. | MIN.  | MAX.   |
| Α    |      | 330  |       | 12.992 |
| В    | 1.5  |      | 0.059 |        |
| С    | 12.8 | 13.2 | 0.504 | 0.520  |
| D    | 20.2 |      | 0.795 |        |
| G    | 16.4 | 18.4 | 0.645 | 0.724  |
| N    | 50   |      | 1.968 |        |
| Т    |      | 22.4 |       | 0.881  |


| BASE QTY | BULK QTY |
|----------|----------|
| 1000     | 1000     |

#### TAPE MECHANICAL DATA

| mm   |   | inch   |  |
|------|---|--|--|
| MIN. | MAX.  | MIN.   | MAX.   |
| 6.8  | 7   | 0.267  | 0.275  |
| 10.4 | 10.6  | 0.409  | 0.417  |
|      | 12.1  |  | 0.476  |
| 1.5  | 1.6   | 0.059  | 0.063  |
| 1.5  |   | 0.059  |  |
| 1.65 | 1.85  | 0.065  | 0.073  |
| 7.4  | 7.6   | 0.291  | 0.299  |
| 2.55 | 2.75  | 0.100  | 0.108  |
| 3.9  | 4.1   | 0.153  | 0.161  |
| 7.9  | 8.1   | 0.311  | 0.319  |
| 1.9  | 2.1   | 0.075  | 0.082  |
| 40   |   | 1.574  |  |
| 15.7 | 16.3  | 0.618  | 0.641  |
|      | 6.8<br>10.4<br>1.5<br>1.5<br>1.65<br>7.4<br>2.55<br>3.9<br>7.9<br>1.9 | 6.8 7 10.4 10.6 12.1 1.5 1.6 1.5 1.65 1.85 7.4 7.6 2.55 2.75 3.9 4.1 7.9 8.1 1.9 2.1 | 6.8     7     0.267       10.4     10.6     0.409       12.1     1.5     1.6     0.059       1.5     1.85     0.065       7.4     7.6     0.291       2.55     2.75     0.100       3.9     4.1     0.153       7.9     8.1     0.311       1.9     2.1     0.075       40     1.574 |



# **APPENDIX A Buck Converter: Power Losses Estimation**



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R<sub>DS(on)</sub> to reduce conduction losses
- Small Q<sub>gls</sub> to reduce the gate charge losses
- Small C<sub>oss</sub> to reduce losses due to output capacitance
- Small Q<sub>rr</sub> to reduce losses on SW<sub>1</sub> during its turn-on
- $\bullet \quad \text{ The } C_{gd}\!/C_{gs} \text{ ratio lower than } V_{th}\!/V_{gg} \text{ ratio especially with low drain to source voltage to avoid the cross conduction phenomenon; }$

The high side (SW1) device requires:

- ullet Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses.

|                        |            | High Side Switch (SW1)  | Low Side Switch (SW2)  |
|------------------------|------------|---|--|
| Pconduct               | ion        | $R_{DS(on)SW1} * I_L^2 * d$   | $R_{DS(on)SW2} * I_L^2 * (1-d)$  |
| Pswitchin              | ıg         | $V_{\text{in}} * (Q_{\text{gsth(SWI)}} + Q_{\text{gd(SWI)}}) * f * \frac{I_L}{I_g}$ | Zero Voltage Switching   |
| P <sub>diode</sub>     | Recovery   | Not Applicable  | <sup>1</sup> V <sub>in</sub> *Q <sub>rr(SW2)</sub> * f                   |
|                        | Conduction | Not Applicable  | $V_{\text{\tiny f(SW2)}}*I_{\text{\tiny L}}*t_{\text{\tiny deadtime}}*f$ |
| $P_{\text{gate}(Q_G)}$ | (,         | $Q_{g(SW1)}*V_{gg}*f$   | $Q_{\rm gls(SW2)}*V_{\rm gg}*f$  |
| P <sub>Qoss</sub>      |            | $\frac{V_{in} * Q_{oss(SW1)} * f}{2}$   | $\frac{V_{in} * Q_{oss(SW2)} * f}{2}$                                    |

| Parameter    | Meaning                                      |
|--------------|--|
| d            | Duty-cycle                                   |
| Qgsth        | Post threshold gate charge                   |
| $Q_{ m gls}$ | Third quadrant gate charge                   |
| Pconduction  | On state losses                              |
| Pswitching   | On-off transition losses                     |
| Pdiode       | Conduction and reverse recovery diode losses |
| Pgate        | Gate drive losses                            |
| Poss         | Output capacitance losses                    |

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com