

N-CHANNEL 24V - 0.0044 Ω - 80A DPAK STripFETTM III POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD110NH02L	24 V	< 0.005 Ω	80 A(2)


- TYPICAL $R_{DS}(on) = 0.0044 \Omega @ 10 V$
- TYPICAL $R_{DS}(on) = 0.0056 \Omega @ 5 V$
- R_{DS(ON)} * Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


The STD110NH02L utilizes the latest advanced design rules of ST's proprietary STripFETTM technology. This is suitable fot the most demanding DC-DC converter application where high efficiency is to be achieved.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit		
V _{spike(1)}	Drain-source Voltage Rating	30	V		
V _{DS}	Drain-source Voltage (V _{GS} = 0)	24	V		
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	24	V		
V _{GS}	Gate- source Voltage	± 20	V		
I _D (2)	Drain Current (continuous) at T _C = 25°C	80	А		
I _D (2)	Drain Current (continuous) at T _C = 100°C	80	А		
I _{DM} (3)	Drain Current (pulsed)	320	А		
P _{tot}	Total Dissipation at T _C = 25°C	125	W		
	Derating Factor	0.83	W/°C		
E _{AS} (1)	Single Pulse Avalanche Energy	900	mJ		
T _{stg}	Storage Temperature	-55 to 175	°C		
Tj	Max. Operating Junction Temperature	-55 to 175			

THERMAL DATA

Rthj-case Rthj-amb	Thermal Resistance Junction-case Thermal Resistance Junction-ambient	Max Max	1.20 100	°C/W
Tı	Maximum Lead Temperature For Soldering Purpose		275	°C

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 25 \text{ mA}, V_{GS} = 0$	24			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = 20 V V _{DS} = 20V T _C = 125°C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±100	nA

ON (5)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	1			V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 40 A I _D = 20 A		0.0044 0.0050	0.0050 0.0095	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (5)	Forward Transconductance	V _{DS} = 10 V I _D = 40 A		52		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 15V f = 1 MHz V_{GS} = 0$		4450 1126 141		pF pF pF
R _G	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.6		Ω

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{aligned} V_{DD} &= 10 \text{ V} & I_D &= 40 \text{ A} \\ R_G &= 4.7 \ \Omega & V_{GS} &= 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{aligned}$		14 224		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 10 V I _D = 80 A V _{GS} = 10 V		69 13 9	93	nC nC nC
Q _{oss} (6)	Output Charge	V _{DS} = 16 V V _{GS} = 0 V		27		nC
Q _{gls} (7)	Third-quadrant Gate Charge	V _{DS} < 0 V V _{GS} = 10 V		64		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time Fall Time	$\begin{aligned} V_{DD} &= 10 \text{ V} & I_D &= 40 \text{ A} \\ R_G &= 4.7\Omega, & V_{GS} &= 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{aligned}$		69 40	54	ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain Current Source-drain Current (pulsed)				80 320	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 40 A V _{GS} = 0)		1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 80 \text{ A}$ di/dt = 10 $V_{DD} = 15 \text{ V}$ $T_j = 15$ (see test circuit, Figure 5	50°C	47 58 2.5		ns nC A

⁽¹⁾ Garanted when external Rg=4.7 Ω and $t_f < t_{fmax}$. (2) Value limited by wire bonding (3) Pulse width limited by safe operating area. (4) Starting $T_j = 25$ °C, $I_D = 40$ A, $V_{DD} = 10$ V

Safe Operating Area




Thermal Impedance




 $^{^{(5)}}$ Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %. $^{(6)}$ Q_{oss} = C_{oss}* * V in , C_{oss} = C_{gd} + C_{ds} . See Appendix A $^{(7)}$ Gate charge for synchronous operation


Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics



Static Drain-source On Resistance




Capacitance Variations




*5*7


Normalized Gate Threshold Voltage vs Temperature



Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature



Normalized Breakdown Voltage vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-252 (DPAK) MECHANICAL DATA


DIM.		mm				
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039




DPAK FOOTPRINT

6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*




REEL MECHANICAL DATA


DIM.	mm		ine	ch
Dilvi.	MIN.	MAX.	MIN.	MAX.
Α		330		12.992
В	1.5		0.059	
С	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	16.4	18.4	0.645	0.724
N	50		1.968	
Т		22.4		0.881

TAI	PE MECHANI	CAL DATA	BASE Q1	TY BULK QTY
			1000	1000
	mm	inch	1000	1000

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A0	6.8	7	0.267	0.275
В0	10.4	10.6	0.409	0.417
B1		12.1		0.476
D	1.5	1.6	0.059	0.063
D1	1.5		0.059	
E	1.65	1.85	0.065	0.073
F	7.4	7.6	0.291	0.299
K0	2.55	2.75	0.100	0.108
P0	3.9	4.1	0.153	0.161
P1	7.9	8.1	0.311	0.319
P2	1.9	2.1	0.075	0.082
R	40		1.574	
W	15.7	16.3	0.618	0.641



APPENDIX A Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

- ullet Very low $R_{DS(on)}$ to reduce conduction losses
- Small Q_{gls} to reduce the gate charge losses
- Small C_{oss} to reduce losses due to output capacitance
- $\bullet \qquad Small \; Q_{rr} \; to \; reduce \; losses \; on \; SW_1 \; during \; its \; turn \! \! \cdot \! on \;$
- The C_{gd}/C_{gs} ratio lower than V_{th}/V_{gg} ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- ullet Small R_g and L_s to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- $\bullet \qquad \text{Low } R_{DS(on)} \text{ to reduce the conduction losses}.$

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconducti	ion	$R_{DS(on)SW1} * I_L^2 * d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitchin	g	$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P _{diode}	Recovery	Not Applicable	$1 V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{\text{f(SW2)}} * I_{\text{L}} * t_{\text{deadtime}} * f$
Pgate(QG)	$Q_{g(SW1)}*V_{gg}*f$	$Q_{gls(SW2)}*V_{gg}*f$
P _{Qoss}		$\frac{V_{in} *Q_{oss(SW1)} *f}{2}$	$\frac{V_{\text{in}} * Q_{\text{oss(SW2)}} * f}{2}$

Parameter	Meaning		
d	Duty-cycle		
Qgsth	Post threshold gate charge		
$Q_{ m gls}$	Third quadrant gate charge		
Pconduction	On state losses		
Pswitching	On-off transition losses		
Pdiode	Conduction and reverse recovery diode losses		
Pgate	Gate drive losses		
Poss	Output capacitance losses		

¹ Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2003 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

