


STD20N06

N - CHANNEL ENHANCEMENT MODE "ULTRA HIGH DENSITY" POWER MOS TRANSISTOR

PRELIMINARY DATA

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD20N06	60 V	< 0.03 Ω	20 A (*)

- TYPICAL R_{DS(on)} = 0.026 Ω
- AVALANCHE RUGGED TECHNOLOGY
- 100% AVALANCHE TESTED
- REPETITIVE AVALANCHE DATA AT 100°C
- HIGH CURRENT CAPABILITY
- 175°C OPERATING TEMPERATURE
- HIGH dV/dt RUGGEDNESS
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION

This series of POWER MOSFETS represents the latest development in low voltage technology. The ultra high cell density process (UHD) produced with fine geometries on advanced equipment gives the device extremely low R_{DS(on)} as well as good switching performance and high avalanche energy capability.

APPLICATIONS



- HIGH CURRENT, HIGH SPEED SWITCHING
- POWER MOTOR CONTROL
- DC-DC & DC-AC CONVERTERS
- SYNCRONOUS RECTIFICATION

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	60	V
V _{DGR}	Drain- gate Voltage (R _{GS} = 20 kΩ)	60	V
V _{GS}	Gate-source Voltage	± 20	V
I _D	Drain Current (continuous) at T _c = 25 °C	20	A
I _D	Drain Current (continuous) at T _c = 100 °C	14	A
I _{DM(•)}	Drain Current (pulsed)	80	A
P _{tot}	Total Dissipation at T _c = 25 °C	60	W
	Derating Factor	0.4	W/°C
T _{stg}	Storage Temperature	-65 to 175	°C
	Max. Operating Junction Temperature	175	°C

(•) Current limited by the package

(•) Pulse width limited by safe operating area (*)


INTERNAL SCHEMATIC DIAGRAM


STD20N06

THERMAL DATA

$R_{thj\text{-case}}$	Thermal Resistance Junction-case	Max	2.5	$^{\circ}\text{C/W}$
$R_{thj\text{-amb}}$	Thermal Resistance Junction-ambient	Max	100	$^{\circ}\text{C/W}$
$R_{thj\text{-amb}}$	Thermal Resistance Case-sink	Typ	1.5	$^{\circ}\text{C/W}$
T_J	Maximum Lead Temperature For Soldering Purpose		300	$^{\circ}\text{C}$

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max, $\delta < 1\%$)	20	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}\text{C}$, $I_D = I_{AR}$, $L = 330 \mu\text{H}$, $V_{DD} = 25 \text{ V}$) (see waveforms, figure 2)	80	mJ
E_{AR}	Repetitive Avalanche Energy (pulse width limited by T_j max, $\delta < 1\%$)	20	mJ
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive ($T_c = 100^{\circ}\text{C}$, pulse width limited by T_j max, $\delta < 1\%$)	14	A

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}\text{C}$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \mu\text{A}$ $V_{GS} = 0$	60			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$ $T_c = 125^{\circ}\text{C}$			250 1000	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static Drain-source On Resistance	$V_{GS} = 10 \text{ V}$ $I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 10 \text{ A}$ $T_c = 100^{\circ}\text{C}$		0.026	0.03 0.06	Ω Ω
$I_{D(\text{on})}$	On State Drain Current	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}$ $V_{GS} = 10 \text{ V}$	20			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs} (\text{*})$	Forward Transconductance	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}$ $I_D = 10 \text{ A}$	11	16		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}$ $f = 1 \text{ MHz}$ $V_{GS} = 0$		2000 350 80	2800 450 120	pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Time Rise Time	$V_{DD} = 30 \text{ V}$ $I_D = 10 \text{ A}$ $R_G = 50 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 3)		45 280	65 380	ns ns
$(di/dt)_{on}$	Turn-on Current Slope	$V_{DD} = 48 \text{ V}$ $I_D = 20 \text{ A}$ $R_G = 50 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 5)		240		$\text{A}/\mu\text{s}$
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 40 \text{ V}$ $I_D = 20 \text{ A}$ $V_{GS} = 10 \text{ V}$		60 10 20	80	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 48 \text{ V}$ $I_D = 20 \text{ A}$ $R_G = 50 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 5)		55 125 200	75 170 270	ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM(\bullet)}$	Source-drain Current Source-drain Current (pulsed)				20 80	A A
V_{SD} (*)	Forward On Voltage	$I_{SD} = 20 \text{ A}$ $V_{GS} = 0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 20 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 30 \text{ V}$ $T_j = 150 \text{ }^\circ\text{C}$ (see test circuit, figure 5)		80 0.3 7		ns μC A


(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(•) Pulse width limited by safe operating area

Safe Operating Area




Thermal Impedance




STD20N06


Derating Curve




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope



Turn-off Drain-source Voltage Slope




Cross-over Time




STD20N06

Switching Safe Operating Area



Accidental Overload Area



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuits




Fig. 2: Unclamped Inductive Waveforms




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge Test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



STD20N06**TO-251 (IPAK) MECHANICAL DATA**


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
B	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039



0068771-E

TO-252 (DPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039



0068772-B

STD20N06

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A