



# STD30NF03L

## N - CHANNEL 30V - 0.020 Ω - 30A DPAK STripFET™ POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD30NF03L	30 V	< 0.025 Ω	30 A


- TYPICAL R<sub>DS(on)</sub> = 0.020 Ω
- LOW THRESHOLD DRIVE
- ADD SUFFIX "T4" FOR ORDERING IN TAPE & REEL

### DESCRIPTION

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.


### APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SOLENOID AND RELAY DRIVERS
- MOTOR CONTROL, AUDIO AMPLIFIERS
- DC-DC & DC-AC CONVERTERS



DPAK  
TO-252  
(Suffix "T4")

### INTERNAL SCHEMATIC DIAGRAM



SC08440

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	30	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D(•)</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	30	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	19	A
I <sub>DM(••)</sub>	Drain Current (pulsed)	120	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	40	W
	Derating Factor	0.27	W/°C
E <sub>AS(1)</sub>	Single Pulse Avalanche Energy	100	mJ
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
T <sub>j</sub>	Max. Operating Junction Temperature	175	°C

(••) Pulse width limited by safe operating area  
(•) Current limited by the package

(1) starting T<sub>j</sub> = 25 °C, I<sub>D</sub> = 15A , V<sub>DD</sub> = 15V

## STD30NF03L

---

### THERMAL DATA

R <sub>thj:pcb</sub>	Thermal Resistance Junction-PC Board	Max	3.75	°C/W
R <sub>thj:amb</sub>	Thermal Resistance Junction-ambient	Max	100	°C/W
R <sub>thj:sink</sub>	Thermal Resistance Case-sink	Typ	1.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose		275	°C

### ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^\circ\text{C}$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA V <sub>GS</sub> = 0	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating T <sub>c</sub> = 125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 100	nA

ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA	1	1.7	2.5	V
R <sub>D(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 15 A V <sub>GS</sub> = 4.5 V I <sub>D</sub> = 15 A		0.020 0.028	0.025 0.035	Ω Ω
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub> V <sub>GS</sub> = 10 V	30			A

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub> I <sub>D</sub> = 15 A		13		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0 V		830 230 92		pF pF pF

**ELECTRICAL CHARACTERISTICS (continued)****SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Delay Time Rise Time	$V_{DD} = 15 \text{ V}$ $I_D = 20 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, see fig. 3)		35 205		ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 24 \text{ V}$ $I_D = 30 \text{ A}$ $V_{GS} = 5 \text{ V}$		18 7 8		nC nC nC

**SWITCHING OFF**



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ $t_f$	Turn-off Delay Time Fall Time	$V_{DD} = 15 \text{ V}$ $I_D = 20 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, see fig. 3)		90 240		ns ns

**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				30 120	A A
$V_{SD}$ (*)	Forward On Voltage	$I_{SD} = 30 \text{ A}$ $V_{GS} = 0$			1.5	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 40 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 15 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, fig. 5)		65 72 2		ns nC A


(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

• Pulse width limited by safe operating area


**Safe Operating Area****Thermal Impedance**

## STD30NF03L


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



## STD30NF03L

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



## TO-252 (DPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039



0068772-B

## **STD30NF03L**

---

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>