

### **STE48NM50**

### N-CHANNEL 500V - 0.08Ω - 48A ISOTOP MDmesh™Power MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STE48NM50	500V	< 0.1Ω	48 A


- TYPICAL  $R_{DS}(on) = 0.08\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS




The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.



The MDmesh<sup>™</sup> family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	500	V
V <sub>GS</sub>	Gate- source Voltage	±30	V
ID	Drain Current (continuous) at T <sub>C</sub> = 25°C	48	А
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	30	А
I <sub>DM</sub> (•)	Drain Current (pulsed)	192	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	450	W
- 44	Derating Factor	3.6	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1)  $I_{SD} \le 48A$ ,  $di/dt \le 400A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_i \le T_{JMAX}$ .



#### STE48NM50

#### **THERMAL DATA**

Rthj-case	Thermal Resistance Junction-case	Max	0.28	°C/W
Rthc-sink (*)	Thermal Resistance Case-sink	Тур	0.05	°C/W

<sup>(\*)</sup> with conductive GREASE Applies

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	15	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	810	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	500			V
I <sub>DSS</sub>	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			10	μA
	Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 30V			±100	nA

#### ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10V, I_D = 24A$		0.08	0.1	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 24A$		20		S
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		3700		pF
$C_{oss}$	Output Capacitance			610		pF
$C_{rss}$	Reverse Transfer Capacitance			50		pF
$R_{G}$	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.7		Ω

Note: 1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

## **ELECTRICAL CHARACTERISTICS** (CONTINUED) SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 250V, I <sub>D</sub> = 24 A		40		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 10 V$ (see test circuit, Figure 3)		35		ns
$Q_g$	Total Gate Charge	$V_{DD} = 400 \text{ V}, I_D = 48 \text{ A},$		87	117	nC
Qgs	Gate-Source Charge	V <sub>GS</sub> = 10 V		23		nC
$Q_{gd}$	Gate-Drain Charge			42		nC

#### **SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 400 \text{ V}, I_D = 48 \text{ A},$		18		ns
$t_f$	Fall Time	$R_G = 4.7\Omega$ , $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 5)		23		ns
t <sub>c</sub>	Cross-over Time	(coo toot on oak, 1 igare o)		44		ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				48	Α
I <sub>SDM</sub> (2)	Source-drain Current (pulsed)				192	Α
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 48 A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>rrm</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 40 A, di/dt = 100A/µs, $V_{DD}$ = 100 V, $T_j$ = 25°C (see test circuit, Figure 5)		520 7.8 30		ns µC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>rrm</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 40 A, di/dt = 100A/µs, $V_{DD}$ = 100 V, $T_j$ = 150°C (see test circuit, Figure 5)		680 11.2 33		ns µC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

#### **Safe Operating Area**




#### **Thermal Impedence**




#### STE48NM50


#### **Output Characteristics**




#### **Transfer Characteristics**




#### **Transconductance**




#### **Static Drain-source On Resistance**




#### **Gate Charge vs Gate-source Voltage**




#### **Capacitance Variations**



# Normalized Gate Thereshold Voltage vs Temp.



#### **Normalized On Resistance vs Temperature**



### **Source-drain Diode Forward Characteristics**




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



**47**/,

### **ISOTOP MECHANICAL DATA**

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
Е	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
K	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
N	4			0.157		
0	7.8		8.2	0.307		0.322



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

**57**