

STM705, STM706, STM707, STM708, STM813L

5V Supervisor

FEATURES SUMMARY

- 5V OPERATING VOLTAGE
- PRECISION V_{CC} MONITOR
 - STM705/707/813L
 4.50V ≤ V_{RST} ≤ 4.75V
 STM706/708
 - STM706/708
 4.25 ≤ V_{RST} ≤ 4.50V
- RST AND RST OUTPUTS
- 200ms (TYP) t_{rec}
- WATCHDOG TIMER 1.6sec (TYP)
- MANUAL RESET INPUT (MR)
- POWER-FAIL COMPARATOR (PFI/PFO)
- LOW SUPPLY CURRENT 40µA (TYP)
- GUARANTEED RST (RST) ASSERTION DOWN TO V_{CC} = 1.0V
- OPERATING TEMPERATURE:
 -40°C to 85°C (Industrial Grade)

Figure 1. Packages



Table 1. Device Options

	Watchdog Input	Watchdog Output	Active-Low RST ⁽¹⁾	Active-High RST ⁽¹⁾	Manual Reset Input	Power-fail Comparator
STM705	~	~	~	BLEET	~	~
STM706	~	~	~	9 -	~	~
STM707		+ TP	33A V	~	~	V
STM708	THE PERSON	W.DZS	~	~	~	~
STM813L	~	~		~	~	~

Note: 1. Push-pull Output



STM705/706/707/708/813L

TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. Packages	1
Table 1. Device Options	1
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram (STM705/706/813L)	4
Figure 3. Logic Diagram (STM707/708)	4
Table 2. Signal Names	4
Figure 4. STM705/706/813L SO8 Connections	5
Figure 5. STM705/706/813L TSSOP8 Connections	
Figure 6. STM707/708 SO8 Connections	5
Figure 7. STM707/708 TSSOP8 Connections	5
Pin Descriptions	6
Table 3. Pin Description	
Figure 8. Block Diagram (STM705/706/813L)	
Figure 9. Block Diagram (STM707/708)	
Figure 10.Hardware Hookup	8
ODED ATION	•
OPERATION	
Reset Output	
Push-button Reset Input	
Watchdog Input (STM705/706/813L)	
Watchdog Output (STM705/706/813L)	
Power-fail Input/Output	
Ensuring a Valid Reset Output Down to V _{CC} = 0V	
Figure 11.Reset Output Valid to Ground Circuit	
Interfacing to Microprocessors with Bi-directional Reset Pins	
Figure 12.Interfacing to Microprocessors with Bi-directional Reset I/O	10
TYPICAL OPERATING CHARACTERISTICS	11
Figure 13.Supply Current vs. Temperature (no load)	
Figure 15.Reset Comparator Propagation Delay vs. Temperature	
Figure 16.Power-up t _{rec} vs. Temperature	
Figure 17.Normalized Reset Threshold vs. Temperature	
Figure 18.Watchdog Time-out Period vs. Temperature	
Figure 19.PFI to PFO Propagation Delay vs. Temperature	
Figure 20. Output Voltage vs. Load Current ($V_{CC} = 5V$; $V_{BAT} = 2.8V$; $T_A = 25^{\circ}C$)	
Figure 21. Output Voltage vs. Load Current ($V_{CC} = 0V$, $V_{BAT} = 2.8V$, $T_A = 25^{\circ}C$)	
Figure 22. RST Output Voltage vs. Supply Voltage	
Figure 23.RST Output Voltage vs. Supply Voltage	
Figure 24.RST Response Time (Assertion)	
Figure 25.RST Response Time (Assertion)	
• • • • • • • • • • • • • • • • • • • •	

STM705/706/707/708/813L


•	6.Power-fail Comparator Response Time (Assertion)
•	7.Power-fail Comparator Response Time (De-Assertion)
Figure 2	8.Maximum Transient Duration vs. Reset Threshold Overdrive
MAXIMUM F	RATING19
Table 4.	Absolute Maximum Ratings19
DC AND AC	PARAMETERS20
Table 5.	Operating and AC Measurement Conditions20
	9.AC Testing Input/Output Waveforms20
-	0.Power-fail Comparator Waveform
_	1.MR Timing Waveform
	2.Watchdog Timing (STM705/706/813L)
	DC and AC Characteristics
PACKAGE I	MECHANICAL
Figure 3	3.SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical 23
Table 7.	SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data 23
Figure 3	4.TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline24
Table 8.	TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data 24
PART NUMI	BERING
Table 9.	Ordering Information Scheme
). Marking Description
REVISION H	IISTORY
	. Document Revision History
i abic i i	. Doddinoni Roviolon indiony

577

SUMMARY DESCRIPTION

The STM705/706/707/708/813L Supervisors are self-contained devices which provide microprocessor supervisory functions. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (RST) is forced low (or high in the case of RST).

Figure 2. Logic Diagram (STM705/706/813L)



Note: 1. For STM705/706 only. 2. For STM813L only. These devices also offer a watchdog timer (except for STM707/708) as well as a power-fail comparator to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.

Figure 3. Logic Diagram (STM707/708)





Table 2. Signal Names

MR	Push-button Reset Input		
WDI	Watchdog Input		
WDO	Watchdog Output		
RST	Active-Low Reset Output		
RST ⁽¹⁾	Active-High Reset Output		
V _{CC}	Supply Voltage		
PFI	Power-fail Input		
PFO	Power-fail Output		
V _{SS}	Ground		
NC	No Connect		


Note: 1. For STM813L only.

Figure 4. STM705/706/813L SO8 Connections



Note: 1. For STM813L, reset output is active-high.

Figure 5. STM705/706/813L TSSOP8 Connections



Note: 1. For STM813L, reset output is active-high.

Figure 6. STM707/708 SO8 Connections





Figure 7. STM707/708 TSSOP8 Connections



Pin Descriptions

MR. A logic low on MR asserts the reset output. Reset remains asserted as long as MR is low and for t_{rec} after MR returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

WDI. If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and reset (or WDO) is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function can be disabled by allowing the WDI pin to float.

 $\overline{\text{WDO}}$. It goes low when a transition does not occur on WDI within 1.6sec, and remains low until a transition occurs on WDI (indicating the watchdog interrupt has been serviced). $\overline{\text{WDO}}$ also goes low when V_{CC} falls below the reset threshold; however, unlike the reset output, $\overline{\text{WDO}}$ goes high as soon as V_{CC} exceeds the reset threshold.

Note: For those devices with a WDO output, a watchdog timeout will not trigger reset unless WDO is connected to MR.

 $\overline{\text{RST}}.$ Pulses low when triggered, and stays low whenever V_{CC} is below the reset threshold or when $\overline{\text{MR}}$ is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, or $\overline{\text{MR}}$ goes from low to high.

RST. Goes high with triggered, and stays high whenever V_{CC} is above the reset threshold or when \overline{MR} is a logic high. It stays high for t_{rec} after either V_{CC} falls below the reset threshold, or \overline{MR} goes from high to low.


PFI. When <u>PFI</u> is less than V_{PFI}, <u>PFO</u> goes low; otherwise, <u>PFO</u> remains high. Connect to ground if unused.

PFO. When PFI is less than V_{PFI}, PFO goes low; otherwise, PFO remains high. Leave open if unused

Table 3. Pin Description


	Pin		Name	Function		
STM813L	STM707 STM708	STM705 STM706				
1	1	1	MR	Push-button Reset Input		
6	_	6	WDI	Watchdog Input		
8	-	8	WDO	Watchdog Output		
_	7	7	RST	Active-Low Reset Output		
7	8	-	RST	Active-High Reset Output		
2	2	2	V _{CC}	Supply Voltage		
4	4	4	PFI	PFI Power-fail Input		
5	5	5	PFO	PFO Power-fail Output		
3	3	3	V _{SS}	Ground		
_	6	-	NC	No Connect		

Figure 8. Block Diagram (STM705/706/813L)




Note: 1. For STM813L only.

Figure 9. Block Diagram (STM707/708)



477

Figure 10. Hardware Hookup



Note: 1. For STM705/706/813L.

OPERATION

Reset Output

The STM705/706/707/708/813L Supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs (if WDO is tied to MR), or when the Push-button Reset Input (MR) is taken low. RST is guaranteed to be a logic low (logic high for STM707/708/813L) for $V_{CC} < V_{RST}$ down to $V_{CC} = 1V$ for $T_A = 0^{\circ}C$ to $85^{\circ}C$.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

Push-button Reset Input

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see Figure 31., page 21) after it returns high. The \overline{MR} input has an internal $40k\Omega$ pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

Watchdog Input (STM705/706/813L)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the Watchdog Input (WDI) within t_{WD} (1.6sec), the reset is asserted. The internal 1.6sec timer is cleared by either:

- a reset pulse, or
- by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50ns. If WDI is tied high or low, a reset pulse is triggered every 1.8sec (t_{WD} + t_{rec}), if WDO is connected to MR.

See Figure 32., page 21 for STM705/706/813L. The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting.

Note: The watchdog function may be disabled by floating WDI or tri-stating the driver connected to WDI. When tri-stated or disconnected, the maximum allowable leakage current is 10uA and the maximum allowable load capacitance is 200pF.

Watchdog Output (STM705/706/813L)

When V_{CC} drops below the reset threshold, WDO will go low even if the watchdog timer has not yet timed out. However, unlike the reset output, WDO goes high <u>as soon</u> as V_{CC} exceeds the reset threshold. WDO may be used to generate a reset pulse by connecting it to the MR input.

Power-fail Input/Output

The Power-fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see Figure 10., page 8) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM705/706/707/708/813L or the microprocessor drops below the minimum operating voltage.


If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM703/704/818 so that a low voltage on PFI will generate a reset output.

57

Ensuring a Valid Reset Output Down to $V_{CC} = 0V$

When V_{CC} falls below 1V, the state of the \overline{RST} output can no longer be guaranteed, and becomes essentially an open circuit. If a high value pull-down resistor is added to the \overline{RST} pin, the output will be held low during this condition. A resistor value of approximately $100k\Omega$ will be large enough to not load the output under operating conditions, but still sufficient to pull \overline{RST} to ground during this low voltage condition (see Figure 11).


Figure 11. Reset Output Valid to Ground Circuit



Interfacing to Microprocessors with Bidirectional Reset Pins

Microprocessors with bi-directional reset pins can contend with the STM705-708 reset output. For example, if the reset output is driven high and the micro wants to pull it low, signal contention will result. To prevent this from occurring, connect a $4.7 k\Omega$ resistor between the reset output and the micro's reset I/O as in Figure 12.


Figure 12. Interfacing to Microprocessors with Bi-directional Reset I/O



TYPICAL OPERATING CHARACTERISTICS

Note: Typical values are at $T_A = 25$ °C.

Figure 13. Supply Current vs. Temperature (no load)











Figure 15. Reset Comparator Propagation Delay vs. Temperature














Figure 18. Watchdog Time-out Period vs. Temperature



4








Figure 20. Output Voltage vs. Load Current ($V_{CC} = 5V$; $V_{BAT} = 2.8V$; $T_A = 25$ °C)










Figure 23. RST Output Voltage vs. Supply Voltage





Figure 24. RST Response Time (Assertion)



Note: $V_{RST} = 4.603V$ at 25°C.





Figure 25. RST Response Time (Assertion)

Note: V_{RST} = 4.603V at 25°C.









Figure 28. Maximum Transient Duration vs. Reset Threshold Overdrive



MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltage	-0.3 to V _{CC} +0.3	V
Vcc	Supply Voltage	-0.3 to 7.0	V
Io	Output Current	20	mA
P _D	Power Dissipation	320	mW

Note: 1. Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 5, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC Measurement Conditions

Parameter	STM705/706/707/708; STM813L	Unit
V _{CC} Supply Voltage	1.0 to 5.5	V
Ambient Operating Temperature (T _A)	-40 to 85	°C
Input Rise and Fall Times	≤ 5	ns
Input Pulse Voltages	0.2 to 0.8V _{CC}	V
Input and Output Timing Ref. Voltages	0.3 to 0.7V _{CC}	V

Figure 29. AC Testing Input/Output Waveforms




Figure 30. Power-fail Comparator Waveform





Figure 31. $\overline{\text{MR}}$ Timing Waveform



Note: 1. RST for STM805.

Figure 32. Watchdog Timing (STM705/706/813L)




Table 6. DC and AC Characteristics

Sym	Alter- native	Description	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
Vcc		Operating Voltage		1.2 ⁽²⁾		5.5	V
Icc		V _{CC} Supply Current			25	60	μΑ
		Input Leakage Current (MR)	4.5V < V _{CC} < 5.5V	75	125	300	μΑ
ILI		Input Leakage Current (PFI)	$0V = V_{IN} = V_{CC}$	-25	2	+25	nA
יבו		Input Leakage Current (WDI)	WDI = V _{CC} , time average		120	160	μΑ
		input Leakage Current (WDI)	WDI = GND, time average	-20	-15		μA
VIH		Input High Voltage (MR)	4.5V < V _{CC} < 5.5V	2.0			V
V _{IH}		Input High Voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5V	0.7V _{CC}			٧
VIL		Input Low Voltage (MR)	4.5V < V _{CC} < 5.5V			0.8	V
V _{IL}		Input Low Voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5V			0.3V _{CC}	V

STM705/706/707/708/813L

Sym	Alter- native	Description	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
VoL		Output Low Voltage (PFO, RST, RST, WDO)	$V_{CC} = V_{RST}$ (max), $I_{SINK} = 3.2$ mA			0.3	V
V _{OL}		Output Low Voltage (RST)	$I_{SINK} = 50\mu A, V_{CC} = 1.0V, T_A = 0^{\circ}C \text{ to } 85^{\circ}C$			0.3	V
			I _{SINK} = 100μA, V _{CC} = 1.2V			0.3	V
V _{OH}		Output High Voltage (RST, RST, WDO)	I _{SOURCE} = 1mA, V _{CC} = V _{RST} (max)	2.4			V
∨ОН		Output High Voltage (PFO)	Output High Voltage (\overline{PFO}) $I_{SOURCE} = 75\mu A, \\ V_{CC} = V_{RST} (max)$				V
Vон		Output High Voltage (RST)	$I_{SOURCE} = 4\mu A,$ $V_{CC} = 1.1V,$ $T_{A} = 0^{\circ}C \text{ to } 85^{\circ}C$			0.8	V
			$I_{SOURCE} = 4\mu A,$ $V_{CC} = 1.2V$			0.9	V
Power-fa	ail Comp	arator	•				
V_{PFI}		PFI Input Threshold	PFI Falling (V _{CC} = 5V)	1.20	1.25	1.30	V
t _{PFD}		PFI to PFO Propagation Delay			2		μs
Reset T	hreshold	s	•				•
V _{RST}			STM705/707/813L	4.50	4.65	4.75	V
VRS1		Reset Threshold ⁽³⁾	STM706/708	4.25	4.40	4.50	V
		Reset Threshold Hysteresis			25		mV
t _{rec}		RST Pulse Width		140	200	280	ms
Push-bu	itton Res	et Input	•				•
t _{MLMH}	t _{MR}	MR Pulse Width		150			ns
t _{MLRL}	t _{MRD}	MR to RST Output Delay				250	ns
Watchdo	og Timer	(STM705/706/813L)	•				1.0
t _{WD}		Watchdog Timeout Period	4.5V < V _{CC} < 5.5V	1.12	1.60	2.24	S
		WDI Pulse Width	4.5V < V _{CC} < 5.5V	50			ns


Note: 1. Valid for Ambient Operating Temperature: T_A = -40 to 85°C; V_{CC} = 4.75V to 5.5V for STM705/707/813L; V_{CC} = 4.5V to 5.5V for STM706/708 (except where noted).

2. V_{CC} (min) = 1.0V for T_A = 0°C to +85°C.

3. For V_{CC} falling.

PACKAGE MECHANICAL

Figure 33. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical



Note: Drawing is not to scale.

Table 7. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Symb		mm		inches		
	Тур	Min	Max	Тур	Min	Max
А	-	1.35	1.75	-	0.053	0.069
A1	_	0.10	0.25	-	0.004	0.010
В	_	0.33	0.51	-	0.013	0.020
С	-	0.19	0.25	-	0.007	0.010
D	_	4.80	5.00	-	0.189	0.197
ddd	_	_	0.10	-	-	0.004
E	_	3.80	4.00	-	0.150	0.157
е	1.27	-	-	0.050	_	-
Н	_	5.80	6.20	-	0.228	0.244
h	_	0.25	0.50	-	0.010	0.020
L	-	0.40	0.90	-	0.016	0.035
α	_	0°	8°	_	0°	8°
N	8				8	•

477




Figure 34. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline


Note: Drawing is not to scale.

Table 8. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data

Symb		mm		inches		
Symb	Тур	Min	Max	Тур	Min	Max
А	_	-	1.10	_	_	0.043
A1	_	0.05	0.15	_	0.002	0.006
A2	0.85	0.75	0.95	0.034	0.030	0.037
b	_	0.25	0.40	_	0.010	0.016
С	_	0.13	0.23	_	0.005	0.009
СР	_	-	0.10	_	_	0.004
D	3.00	2.90	3.10	0.118	0.114	0.122
е	0.65	1	_	0.026	-	-
E	4.90	4.65	5.15	0.193	0.183	0.203
E1	3.00	2.90	3.10	0.118	0.114	0.122
L	0.55	0.40	0.70	0.022	0.016	0.030
L1	0.95	_	_	0.037	-	-
α	_	0°	6°	-	0°	6°
N	8				8	

PART NUMBERING

Table 9. Ordering Information Scheme



E = Tubes

F = Tape & Reel

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 10. Marking Description

Part Number	Reset Threshold	Package	Topside Marking
STM705	4.63V	SO8	705
31W/05	4.03 V	TSSOP8	705
STM706	4.38V	SO8	706
31111/00	4.36 V	TSSOP8	700
STM707	4.63V	SO8	707
31W/0/	4.03 V	TSSOP8	707
STM708	4.38V	SO8	708
31111706	4.36 V	TSSOP8	700
STM813L	4.63V	SO8	813L
STIVIOTSE	4.03 V	TSSOP8	OTSL

REVISION HISTORY

Table 11. Document Revision History

Date	Version	Revision Details
September 2003	1.0	First Issue
31-Oct-03	1.1	Update DC Characteristics (Table 6)
12-Dec-03	2.0	Reformatted; update characteristics (Figure 1, 2, 3, 4, 6, 8, 9, 10, 31, 32, 30; Table 6, 8, 10)
16-Jan-04	2.1	Add Typical Characteristics (Figure 13, 14, 15, 16, 17, 18, 19, 22, 23, 24, 25, 26, 27, 28)
09-Apr-04	3.0	Reformatted; update characteristics (Figure 15, 19, 22, 23, 24, 25, 28; Table 6)
25-May-04	4.0	Update characteristics (Table 3, 6)
02-Jul-04	5.0	Document promoted; corrected waveform (Figure 30)
21-Sep-04	6.0	Clarify root part numbers, pin descriptions (Figure 2, 3, 10; Table 5, 6, 9)
08-Mar-05	7.0	Update Typical Characteristics (Figure 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

