

STW47NM50

N-CHANNEL 500V - 0.065Ω - 45A TO-247 MDmesh™Power MOSFET

ADVANCED DATA

TYPE	V _{DSS}	R _{DS(on)}	R _{ds(on)} *Q _g	I _D
STW47NM50	500V	< 0.085Ω	5.6 Ω*nC	45 A


- TYPICAL $R_{DS}(on) = 0.065\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS


DESCRIPTION

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.





Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	500	V
V _{GS}	Gate- source Voltage	±30	75 V
I _D	Drain Current (continuous) at T _C = 25°C	45	А
I _D	Drain Current (continuous) at T _C = 100°C	28.4	А
I _{DM} (•)	Drain Current (pulsed)	180	А
P _{TOT}	Total Dissipation at T _C = 25°C	417	W
	Derating Factor	2.08	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
Ti	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1) I_{SD} \leq 45A, di/dt \leq 400A/ μ s, V_{DD} \leq V_{(BR)DSS}, T_i \leq T_{JMAX}.



STW47NM50

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.3	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	20	Α
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V)	810	mJ

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25 \, ^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	500			V
I _{DSS}	Zero Gate Voltage	V _{DS} = Max Rating			10	μA
	Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, T _C = 125 °C			100	μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±30 V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V, I _D = 22.5 A		0.065	0.085	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 22.5A$		20		S
C _{iss}	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		3700		pF
Coss	Output Capacitance			610		pF
C _{rss}	Reverse Transfer Capacitance			50		pF
Coss eq. (2)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 400V		325		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.7		Ω

477. 2/6

Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

ELECTRICAL CHARACTERISTICS (CONTINUED) SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 250V, I _D = 22.5 A		40		ns
t _r	Rise Time	$R_G = 4.7\Omega V_{GS} = 10 V$ (see test circuit, Figure 3)		35		ns
Qg	Total Gate Charge	$V_{DD} = 400 \text{ V}, I_D = 45 \text{ A},$		87	117	nC
Q_{gs}	Gate-Source Charge	V _{GS} = 10 V		23		nC
Q_{gd}	Gate-Drain Charge			42		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	V _{DD} = 400 V, I _D = 45 A,		18		ns
t _f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 5)		23		ns
t _c	Cross-over Time	(555 1551 55311, 1 19415 6)		44		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				45	Α
I _{SDM} (2)	Source-drain Current (pulsed)				180	Α
V _{SD} (1)	Forward On Voltage	I _{SD} = 45 A, V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 40 A, di/dt = 100A/µs, V_{DD} = 100 V, T_j = 25°C (see test circuit, Figure 5)		520 7.8 30		ns µC A
t _{rr} Q _{rr} IRRM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 40 A, di/dt = 100A/µs, V_{DD} = 100 V, T_j = 150°C (see test circuit, Figure 5)		680 11.2 33		ns µC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



47/.

TO-247 MECHANICAL DATA

DIM		mm.				
DIM.	MIN. TYP MAX.		MIN.	TYP.	MAX.	
Α	4.85		5.15	0.19		0.20
D	2.20		2.60	0.08		0.10
Е	0.40		0.80	0.015		0.03
F	1		1.40	0.04		0.05
F1		3			0.11	
F2		2			0.07	
F3	2		2.40	0.07		0.09
F4	3		3.40	0.11		0.13
G		10.90			0.43	
Н	15.45		15.75	0.60		0.62
L	19.85		20.15	0.78		0.79
L1	3.70		4.30	0.14		0.17
L2		18.50			0.72	
L3	14.20		14.80	0.56		0.58
L4		34.60			1.36	
L5		5.50			0.21	
М	2		3	0.07		0.11
V		5°			5°	
V2		60°			60°	
Dia	3.55		3.65	0.14		0.143



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzenburg © http://www.st.com

57