



# STW47NM60

N-CHANNEL 600V - 0.075Ω - 47A TO-247  
MDmesh™ Power MOSFET

## ADVANCED DATA

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	R <sub>D(on)*Q<sub>g</sub></sub>	I <sub>D</sub>
STW47NM60	600V	< 0.09Ω	7.2 Ω*nC	47 A


- TYPICAL R<sub>D(on)</sub> = 0.075Ω
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

## DESCRIPTION


This improved version of MDmesh™ which is based on Multiple Drain process represents the new benchmark in high voltage MOSFETs. The resulting product exhibits even lower on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall performances that are significantly better than that of similar competition's products.

## APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.



## INTERNAL SCHEMATIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	600	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	600	V
V <sub>GS</sub>	Gate-source Voltage	±30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	47	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	28	A
I <sub>DM (•)</sub>	Drain Current (pulsed)	180	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	417	W
	Derating Factor	3.33	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 47A, di/dt ≤ 400A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>.

## STW47NM60

### THERMAL DATA

R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	0.3	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	30	°C/W
T <sub>j</sub>	Maximum Lead Temperature For Soldering Purpose		300	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	15	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 35 V)	850	mJ

### ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	600			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			10 100	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±30 V			±100	nA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3	4	5	V
R <sub>D(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 23.5 A		0.075	0.09	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>D(on)max</sub> , I <sub>D</sub> = 23.5 A		15		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0		3800 1250 46		pF pF pF
C <sub>oss eq. (2)</sub>	Equivalent Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 V to 480 V		340		pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.4		Ω

1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>

**ELECTRICAL CHARACTERISTICS (CONTINUED)**  
**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 250 \text{ V}$ , $I_D = 23.5 \text{ A}$		30		ns
$t_r$	Rise Time	$R_G = 4.7\Omega$ , $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 3)		20		ns
$Q_g$	Total Gate Charge	$V_{DD} = 400 \text{ V}$ , $I_D = 47 \text{ A}$ ,		96	134	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 10 \text{ V}$		31		nC
$Q_{gd}$	Gate-Drain Charge			43		nC

**SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$	Off-voltage Rise Time	$V_{DD} = 400 \text{ V}$ , $I_D = 47 \text{ A}$ ,		16		ns
$t_f$	Fall Time	$R_G = 4.7\Omega$ , $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 5)		23		ns
$t_c$	Cross-over Time			40		ns


**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				47	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				180	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 47 \text{ A}$ , $V_{GS} = 0$			1.5	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 47 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 100 \text{ V}$ , $T_j = 25^\circ\text{C}$ (see test circuit, Figure 5)		508 10 40		ns $\mu\text{C}$ A
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 47 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 100 \text{ V}$ , $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		650 14 43		ns $\mu\text{C}$ A


Note: 1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.  
 2. Pulse width limited by safe operating area.

## STW47NM60


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 4:** Gate Charge test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



## TO-247 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.85		5.15	0.19		0.20
D	2.20		2.60	0.08		0.10
E	0.40		0.80	0.015		0.03
F	1		1.40	0.04		0.05
F1		3			0.11	
F2		2			0.07	
F3	2		2.40	0.07		0.09
F4	3		3.40	0.11		0.13
G		10.90			0.43	
H	15.45		15.75	0.60		0.62
L	19.85		20.15	0.78		0.79
L1	3.70		4.30	0.14		0.17
L2		18.50			0.72	
L3	14.20		14.80	0.56		0.58
L4		34.60			1.36	
L5		5.50			0.21	
M	2		3	0.07		0.11
V		5°			5°	
V2		60°			60°	
Dia	3.55		3.65	0.14		0.143



## **STW47NM60**

---

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>