


STY60NK30Z

N-CHANNEL 300V - 0.033Ω - 60A Max247 Zener-Protected SuperMESH™Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	Pw
STY60NK30Z	300 V	< 0.045 Ω	60 A	450 W

- TYPICAL $R_{DS}(on) = 0.033 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH EFFICIENCY SWITCHING DC/DC CONVETERS FOR PLASMA TV's
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



ORDERING INFORMATION

PACKAGING	PACKAGE	MARKING	SALES TYPE
TUBE	Max247	Y60NK30Z	STY60NK30Z
		DZSG.C	- sub Tille



STY60NK30Z

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	300	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	300	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	60	А
I _D	Drain Current (continuous) at T _C = 100°C	37.5	А
I _{DM} (•)	Drain Current (pulsed)	240	А
P _{TOT}	Total Dissipation at T _C = 25°C	450	W
	Derating Factor	3.57	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100 pF, R=1.5 KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

^(•) Pulse width limited by safe operating area

THERMAL DATA

Rthj-ca	ase	Thermal Resistance Junction-case Max	0.28	°C/W
Rthj-ar	mb	Thermal Resistance Junction-ambient Max	30	°C/W
T _I		Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	60	Α
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	0.7	J

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2/8

⁽¹⁾ $I_{SD} \le 60A$, di/dt $\le 200A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$.

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	300			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T_{C} = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu\text{A}$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 30 A		0.033	0.045	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 30 A		29		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		7200 1070 250		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 240V		880		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 150 V, I_D = 30 A R_G = 4.7 Ω , V_{GS} = 10 V (Resistive Load see, Figure 3)		50 90		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 240 \text{ V}, I_D = 60 \text{ A}, V_{GS} = 10 \text{ V}$		220 46 123		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	V_{DD} = 150 V, I_D = 30 A R_G = 4.7 Ω , V_{GS} = 10 V (Resistive Load see, Figure 3)		150 60		ns ns
$\begin{array}{c} t_{r(\text{Voff})} \\ t_{f} \\ t_{C} \end{array}$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 240 \text{ V}, I_D = 60 \text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10V$ (Inductive Load see, Figure 5)		40 65 110		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				60 240	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 60 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 60 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_R = 100 \text{ V}, T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 5)		475 6.4 27		ns µC A

Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.


2. Pulse width limited by safe operating area.

3. Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.




STY60NK30Z


Safe Operating Area




Output Characteristics




Transconductance




Thermal Impedance



Transfer Characteristics





Static Drain-source On Resistance




A

Gate Charge vs Gate-source Voltage






Source-drain Diode Forward Characteristics



Capacitance Variations



Normalized On Resistance vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



Max247 MECHANICAL DATA

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.70		5.30			
A1	2.20		2.60			
b	1.00		1.40			
b1	2.00		2.40			
b2	3.00		3.40			
С	0.40		0.80			
D	19.70		20.30			
е	5.35		5.55			
E	15.30	•	15.90			
L	14.20		15.20			
L1	3.70		4.30			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

57