



# SPICE Device Model SUD19P06-60L

## Vishay Siliconix

### P-Channel 60-V (D-S) 175°C MOSFET

#### CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



# SPICE Device Model SUD19P06-60L

Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
<b>Static</b>					
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	2		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -10 V	104		A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -10 A	0.047	0.047	Ω
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -10 A, T <sub>J</sub> = 125°C	0.083		
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -10 A, T <sub>J</sub> = 175°C	0.102		
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5 A	0.060	0.061	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -10 A	20	22	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -10 A, V <sub>GS</sub> = 0 V	-0.87	-1	V
<b>Dynamic<sup>b</sup></b>					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -25 V, f = 1 MHz	1430	1140	pF
Output Capacitance	C <sub>oss</sub>		130	130	
Reverse Transfer Capacitance	C <sub>rss</sub>		84	90	
Total Gate Charge <sup>c</sup>	Q <sub>g</sub>	V <sub>DS</sub> = -30 V, V <sub>GS</sub> = -10 V, I <sub>D</sub> = -10 A	25	26	nC
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>		4.5	4.5	
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>		7	7	

**Notes**







- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.



# SPICE Device Model SUD19P06-60L

Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$  UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.