

### SPICE Device Model SUD19P06-60L Vishay Siliconix

### P-Channel 60-V (D-S) 175°C MOSFET

### **CHARACTERISTICS**

- P-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 73154 www.vishay.com

## **SPICE Device Model SUD19P06-60L**

# Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	2		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	104		Α
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}$	0.047	0.047	Ω
		$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}, T_J = 125^{\circ}\text{C}$	0.083		
		$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}, T_J = 175^{\circ}\text{C}$	0.102		
		$V_{GS} = -4.5 \text{ V}, I_D = -5 \text{ A}$	0.060	0.061	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = -15 \text{ V}, I_{D} = -10 \text{ A}$	20	22	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -10 A, V <sub>GS</sub> = 0 V	- 0.87	<b>-1</b>	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -25 V, f = 1 MHz	1430	1140	pF
Output Capacitance	Coss		130	130	
Reverse Transfer Capacitance	C <sub>rss</sub>		84	90	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = -30 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}$	25	26	nC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		4.5	4.5	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		7	7	

### Notes


- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.

Document Number: 73154 www.vishay.com




## **SPICE Device Model SUD19P06-60L Vishay Siliconix**


### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)




V<sub>DS</sub> – Drain-to-Source Voltage (V)




V<sub>GS</sub> – Gate-to-Source Voltage (V)




V<sub>GS</sub> – Gate-to-Source Voltage (V)





 $V_{DS}$  – Drain-to-Source Voltage (V)



Q<sub>g</sub> – Total Gate Charge (nC)

Note: Dots and squares represent measured data.

Document Number: 73154 www.vishay.com